| commit | 349b6a1152a7cae1be530a9a037aa8d5138160d5 | |
| author | Bora Guvendik <bora.guvendik@intel.com> | |
| Mon, 24 Jun 2019 21:33:31 +0000 (24 14:33 -0700) | ||
| committer | Patrick Georgi <pgeorgi@google.com> | |
| Fri, 13 Sep 2019 09:56:54 +0000 (13 09:56 +0000) | ||
| tree | 32e76820411a9f61a9d65a481eb21fdb82aa4709 | treesnapshot (tar.gz zip) |
| parent | 48427512d6f8248f95aab5cff95f1c67f984258d | commitdiff |
soc/intel/cannonlake: Allow coreboot to reserve stack for fsp
FSP BIOS 212 / 07.00.6C.40 for CNL/WHL supports FSP to use coreboot stack.
This change selects common stack config, that enables coreboot to support
share stack with FSP.
TEST=Boot to OS on WHL platform
Change-Id: I0778ee21cb4f66b8ec884b77788c05a73c609be6
Signed-off-by: Bora Guvendik <bora.guvendik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33746
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
FSP BIOS 212 / 07.00.6C.40 for CNL/WHL supports FSP to use coreboot stack.
This change selects common stack config, that enables coreboot to support
share stack with FSP.
TEST=Boot to OS on WHL platform
Change-Id: I0778ee21cb4f66b8ec884b77788c05a73c609be6
Signed-off-by: Bora Guvendik <bora.guvendik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33746
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
| src/soc/intel/cannonlake/Kconfig | diffblobblamehistory |