?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
cpu/x86/smm/pci_resource_store: Store DEV/VEN ID
[coreboot2.git] / src / mainboard / google / brya / variants / craaskov / overridetree.cb
bloba070b467c058f6d28344acb9a5792d1f09dedddd
1 fw_config
2 field THERMAL_SOLUTION 0 0
3 option THERMAL_SOLUTION_6W 0
4 option THERMAL_SOLUTION_15W 1
5 end
6 end
7
8 chip soc/intel/alderlake
9 register "sagv" = "SaGv_Enabled"
10
11 # Bit 0 - C0 has no redriver, so enable SBU muxing in the SoC.
12 # Bit 2 - C1 has a redriver which does SBU muxing.
13 # Bit 1,3 - AUX lines are not swapped on the motherboard for either C0 or C1.
14 register "tcss_aux_ori" = "1"
15
16 register "typec_aux_bias_pads[0]" = "{.pad_auxp_dc = GPP_E22, .pad_auxn_dc = GPP_E23}"
17
18 # Configure external V1P05/Vnn/VnnSx Rails
19 register "ext_fivr_settings" = "{
20 .configure_ext_fivr = 1,
21 .v1p05_enable_bitmap = FIVR_ENABLE_ALL_SX & ~FIVR_ENABLE_S0,
22 .vnn_enable_bitmap = FIVR_ENABLE_ALL_SX,
23 .vnn_sx_enable_bitmap = FIVR_ENABLE_ALL_SX,
24 .v1p05_supported_voltage_bitmap = FIVR_VOLTAGE_NORMAL,
25 .vnn_supported_voltage_bitmap = FIVR_VOLTAGE_MIN_ACTIVE,
26 .v1p05_voltage_mv = 1050,
27 .vnn_voltage_mv = 780,
28 .vnn_sx_voltage_mv = 1050,
29 .v1p05_icc_max_ma = 500,
30 .vnn_icc_max_ma = 500,
31 }"
32
33 register "serial_io_i2c_mode" = "{
34 [PchSerialIoIndexI2C0] = PchSerialIoPci,
35 [PchSerialIoIndexI2C1] = PchSerialIoPci,
36 [PchSerialIoIndexI2C2] = PchSerialIoDisabled,
37 [PchSerialIoIndexI2C3] = PchSerialIoPci,
38 [PchSerialIoIndexI2C4] = PchSerialIoDisabled,
39 [PchSerialIoIndexI2C5] = PchSerialIoPci,
40 }"
41
42 # Intel Common SoC Config
43 #+-------------------+---------------------------+
44 #| Field | Value |
45 #+-------------------+---------------------------+
46 #| I2C0 | TPM. Early init is |
47 #| | required to set up a BAR |
48 #| | for TPM communication |
49 #| I2C1 | Touchscreen |
50 #| I2C3 | Audio |
51 #| I2C5 | Trackpad |
52 #+-------------------+---------------------------+
53 register "common_soc_config" = "{
54 .i2c[0] = {
55 .early_init = 1,
56 .speed = I2C_SPEED_FAST_PLUS,
57 .speed_config[0] = {
58 .speed = I2C_SPEED_FAST_PLUS,
59 .scl_lcnt = 55,
60 .scl_hcnt = 30,
61 .sda_hold = 7,
62 }
63 },
64 .i2c[1] = {
65 .speed = I2C_SPEED_FAST,
66 .speed_config[0] = {
67 .speed = I2C_SPEED_FAST,
68 .scl_lcnt = 158,
69 .scl_hcnt = 79,
70 .sda_hold = 7,
71 }
72 },
73 .i2c[3] = {
74 .speed = I2C_SPEED_FAST,
75 .speed_config[0] = {
76 .speed = I2C_SPEED_FAST,
77 .scl_lcnt = 158,
78 .scl_hcnt = 79,
79 .sda_hold = 7,
80 }
81 },
82 .i2c[5] = {
83 .speed = I2C_SPEED_FAST,
84 .speed_config[0] = {
85 .speed = I2C_SPEED_FAST,
86 .scl_lcnt = 158,
87 .scl_hcnt = 79,
88 .sda_hold = 7,
89 }
90 },
91 }"
92
93 register "usb2_ports[1]" = "USB2_PORT_EMPTY" # Disable USB2 Port 2
94 register "usb2_ports[4]" = "USB2_PORT_EMPTY" # Disable USB2 Port 5
95 register "usb2_ports[6]" = "USB2_PORT_EMPTY" # Disable USB2 Port 7
96 register "usb2_ports[7]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for CNVi WLAN
97 register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for CNVi WLAN
98
99 register "tcc_offset" = "8"
100
101 register "power_limits_config[ADL_N_041_6W_CORE]" = "{
102 .tdp_pl1_override = 20,
103 .tdp_pl2_override = 25,
104 .tdp_pl4 = 78,
105 }"
106
107 register "power_limits_config[ADL_N_081_15W_CORE]" = "{
108 .tdp_pl1_override = 20,
109 .tdp_pl2_override = 35,
110 .tdp_pl4 = 83,
111 }"
112
113 device domain 0 on
114 device ref dtt on
115 chip drivers/intel/dptf
116 ## sensor information
117 register "options.tsr[0].desc" = ""DDR""
118 register "options.tsr[1].desc" = ""charger""
119 register "options.tsr[2].desc" = ""ambient""
120
121 ## Active Policy
122 register "policies.active" = "{
123 [0] = {
124 .target = DPTF_CPU,
125 .thresholds = {
126 TEMP_PCT(70, 100),
127 TEMP_PCT(60, 65),
128 TEMP_PCT(42, 60),
129 TEMP_PCT(39, 55),
130 TEMP_PCT(38, 50),
131 TEMP_PCT(35, 43),
132 TEMP_PCT(31, 30),
133 }
134 },
135 [1] = {
136 .target = DPTF_TEMP_SENSOR_0,
137 .thresholds = {
138 TEMP_PCT(60, 100),
139 TEMP_PCT(55, 65),
140 TEMP_PCT(52, 60),
141 TEMP_PCT(50, 55),
142 TEMP_PCT(48, 50),
143 TEMP_PCT(45, 43),
144 TEMP_PCT(41, 30),
145 }
146 }
147 }"
148
149 ## Passive Policy
150 register "policies.passive" = "{
151 [0] = DPTF_PASSIVE(CPU, CPU, 95, 5000),
152 [1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 70, 5000),
153 [2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 70, 5000),
154 [3] = DPTF_PASSIVE(CPU, TEMP_SENSOR_2, 70, 5000),
155 }"
156
157 ## Critical Policy
158 register "policies.critical" = "{
159 [0] = DPTF_CRITICAL(CPU, 100, SHUTDOWN),
160 [1] = DPTF_CRITICAL(TEMP_SENSOR_0, 95, SHUTDOWN),
161 [2] = DPTF_CRITICAL(TEMP_SENSOR_1, 95, SHUTDOWN),
162 [3] = DPTF_CRITICAL(TEMP_SENSOR_2, 95, SHUTDOWN),
163 }"
164
165 register "controls.power_limits" = "{
166 .pl1 = {
167 .min_power = 6000,
168 .max_power = 20000,
169 .time_window_min = 28 * MSECS_PER_SEC,
170 .time_window_max = 28 * MSECS_PER_SEC,
171 .granularity = 500
172 },
173 .pl2 = {
174 .min_power = 25000,
175 .max_power = 25000,
176 .time_window_min = 32 * MSECS_PER_SEC,
177 .time_window_max = 32 * MSECS_PER_SEC,
178 .granularity = 500
179 }
180 }"
181
182 ## Charger Performance Control (Control, mA)
183 register "controls.charger_perf" = "{
184 [0] = { 255, 1700 },
185 [1] = { 24, 1500 },
186 [2] = { 16, 1000 },
187 [3] = { 8, 500 }
188 }"
189
190 ## Fan Performance Control (Percent, Speed, Noise, Power)
191 register "controls.fan_perf" = "{
192 [0] = { 100, 6000, 220, 2200, },
193 [1] = { 92, 5500, 180, 1800, },
194 [2] = { 85, 5000, 145, 1450, },
195 [3] = { 70, 4400, 115, 1150, },
196 [4] = { 56, 3900, 90, 900, },
197 [5] = { 45, 3300, 55, 550, },
198 [6] = { 38, 3000, 30, 300, },
199 [7] = { 33, 2900, 15, 150, },
200 [8] = { 10, 800, 10, 100, },
201 [9] = { 0, 0, 0, 50, }
202 }"
203
204 ## Fan options
205 register "options.fan.fine_grained_control" = "1"
206 register "options.fan.step_size" = "2"
207
208 device generic 0 on
209 probe THERMAL_SOLUTION THERMAL_SOLUTION_6W
210 end
211 end
212 chip drivers/intel/dptf
213 ## sensor information
214 register "options.tsr[0].desc" = ""DDR""
215 register "options.tsr[1].desc" = ""charger""
216 register "options.tsr[2].desc" = ""ambient""
217
218 ## Active Policy
219 register "policies.active" = "{
220 [0] = {
221 .target = DPTF_CPU,
222 .thresholds = {
223 TEMP_PCT(70, 100),
224 TEMP_PCT(60, 65),
225 TEMP_PCT(42, 58),
226 TEMP_PCT(39, 53),
227 TEMP_PCT(38, 47),
228 TEMP_PCT(35, 43),
229 TEMP_PCT(31, 30),
230 }
231 },
232 [1] = {
233 .target = DPTF_TEMP_SENSOR_0,
234 .thresholds = {
235 TEMP_PCT(60, 100),
236 TEMP_PCT(55, 65),
237 TEMP_PCT(52, 58),
238 TEMP_PCT(50, 53),
239 TEMP_PCT(48, 47),
240 TEMP_PCT(45, 43),
241 TEMP_PCT(41, 30),
242 }
243 }
244 }"
245
246 ## Passive Policy
247 register "policies.passive" = "{
248 [0] = DPTF_PASSIVE(CPU, CPU, 95, 5000),
249 [1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 70, 5000),
250 [2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 70, 5000),
251 [3] = DPTF_PASSIVE(CPU, TEMP_SENSOR_2, 70, 5000),
252 }"
253
254 ## Critical Policy
255 register "policies.critical" = "{
256 [0] = DPTF_CRITICAL(CPU, 100, SHUTDOWN),
257 [1] = DPTF_CRITICAL(TEMP_SENSOR_0, 95, SHUTDOWN),
258 [2] = DPTF_CRITICAL(TEMP_SENSOR_1, 95, SHUTDOWN),
259 [3] = DPTF_CRITICAL(TEMP_SENSOR_2, 95, SHUTDOWN),
260 }"
261
262 register "controls.power_limits" = "{
263 .pl1 = {
264 .min_power = 15000,
265 .max_power = 20000,
266 .time_window_min = 28 * MSECS_PER_SEC,
267 .time_window_max = 28 * MSECS_PER_SEC,
268 .granularity = 500
269 },
270 .pl2 = {
271 .min_power = 35000,
272 .max_power = 35000,
273 .time_window_min = 32 * MSECS_PER_SEC,
274 .time_window_max = 32 * MSECS_PER_SEC,
275 .granularity = 500
276 }
277 }"
278
279 ## Charger Performance Control (Control, mA)
280 register "controls.charger_perf" = "{
281 [0] = { 255, 1700 },
282 [1] = { 24, 1500 },
283 [2] = { 16, 1000 },
284 [3] = { 8, 500 }
285 }"
286
287 ## Fan Performance Control (Percent, Speed, Noise, Power)
288 register "controls.fan_perf" = "{
289 [0] = { 100, 6000, 220, 2200, },
290 [1] = { 92, 5500, 180, 1800, },
291 [2] = { 85, 5000, 145, 1450, },
292 [3] = { 70, 4400, 115, 1150, },
293 [4] = { 56, 3900, 90, 900, },
294 [5] = { 45, 3300, 55, 550, },
295 [6] = { 38, 3000, 30, 300, },
296 [7] = { 33, 2900, 15, 150, },
297 [8] = { 10, 800, 10, 100, },
298 [9] = { 0, 0, 0, 50, }
299 }"
300
301 ## Fan options
302 register "options.fan.fine_grained_control" = "1"
303 register "options.fan.step_size" = "2"
304
305 device generic 1 on
306 probe THERMAL_SOLUTION THERMAL_SOLUTION_15W
307 end
308 end
309 end
310 device ref i2c1 on
311 chip drivers/i2c/hid
312 register "generic.hid" = ""ELAN9004""
313 register "generic.desc" = ""ELAN Touchscreen""
314 register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C7_IRQ)"
315 register "generic.detect" = "1"
316 register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C1)"
317 register "generic.reset_delay_ms" = "20"
318 register "generic.reset_off_delay_ms" = "2"
319 register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C0)"
320 register "generic.enable_delay_ms" = "6"
321 register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C6)"
322 register "generic.stop_delay_ms" = "150"
323 register "generic.stop_off_delay_ms" = "2"
324 register "generic.has_power_resource" = "1"
325 register "hid_desc_reg_offset" = "0x01"
326 device i2c 10 on end
327 end
328 end #I2C1
329 device ref i2c3 on
330 chip drivers/i2c/generic
331 register "hid" = ""10EC5650""
332 register "name" = ""RT58""
333 register "desc" = ""Realtek RT5650""
334 register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_A23)"
335 register "property_count" = "1"
336 register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER"
337 register "property_list[0].name" = ""realtek,jd-mode""
338 register "property_list[0].integer" = "2"
339 device i2c 1a on end
340 end
341 end #I2C3
342 device ref i2c5 on
343 chip drivers/i2c/generic
344 register "hid" = ""ELAN0000""
345 register "desc" = ""ELAN Touchpad""
346 register "irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
347 register "wake" = "GPE0_DW2_14"
348 register "detect" = "1"
349 device i2c 15 on end
350 end
351 chip drivers/i2c/hid
352 register "generic.hid" = ""SYNA0000""
353 register "generic.cid" = ""ACPI0C50""
354 register "generic.desc" = ""Synaptics Touchpad""
355 register "generic.irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
356 register "generic.wake" = "GPE0_DW2_14"
357 register "generic.detect" = "1"
358 register "hid_desc_reg_offset" = "0x20"
359 device i2c 2c on end
360 end
361 chip drivers/i2c/hid
362 register "generic.hid" = ""PIXA2303""
363 register "generic.desc" = ""PIXA Touchpad""
364 register "generic.irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
365 register "generic.wake" = "GPE0_DW2_14"
366 register "generic.detect" = "1"
367 register "hid_desc_reg_offset" = "0x20"
368 device i2c 0x68 on end
369 end
370 end
371 device ref pcie_rp7 off end
372 device ref emmc on end
373 device ref ish on
374 chip drivers/intel/ish
375 register "add_acpi_dma_property" = "true"
376 device generic 0 on end
377 end
378 end
379 device ref ufs on end
380 device ref cnvi_wifi on
381 chip drivers/wifi/generic
382 register "wake" = "GPE0_PME_B0"
383 register "enable_cnvi_ddr_rfim" = "true"
384 register "add_acpi_dma_property" = "true"
385 device generic 0 on end
386 end
387 end
388 device ref pch_espi on
389 chip ec/google/chromeec
390 use conn0 as mux_conn[0]
391 device pnp 0c09.0 on end
392 end
393 end
394 device ref pmc hidden
395 chip drivers/intel/pmc_mux
396 device generic 0 on
397 chip drivers/intel/pmc_mux/conn
398 use usb2_port1 as usb2_port
399 use tcss_usb3_port1 as usb3_port
400 device generic 0 alias conn0 on end
401 end
402 end
403 end
404 end
405 device ref tcss_xhci on
406 chip drivers/usb/acpi
407 device ref tcss_root_hub on
408 chip drivers/usb/acpi
409 register "desc" = ""USB3 Type-C Port C0 (MLB)""
410 register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
411 register "use_custom_pld" = "true"
412 register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
413 device ref tcss_usb3_port1 on end
414 end
415 end
416 end
417 end
418 device ref xhci on
419 chip drivers/usb/acpi
420 device ref xhci_root_hub on
421 chip drivers/usb/acpi
422 register "desc" = ""USB2 Type-C Port C0 (MLB)""
423 register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
424 register "use_custom_pld" = "true"
425 register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
426 device ref usb2_port1 on end
427 end
428 chip drivers/usb/acpi
429 register "desc" = ""USB2 Type-A Port A0 (DB)""
430 register "type" = "UPC_TYPE_A"
431 register "use_custom_pld" = "true"
432 register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, RIGHT, ACPI_PLD_GROUP(3, 1))"
433 device ref usb2_port3 on end
434 end
435 chip drivers/usb/acpi
436 register "desc" = ""USB2 Type-A Port A1 (DB)""
437 register "type" = "UPC_TYPE_A"
438 register "use_custom_pld" = "true"
439 register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(4, 1))"
440 device ref usb2_port4 on end
441 end
442 chip drivers/usb/acpi
443 register "desc" = ""USB2 Camera""
444 register "type" = "UPC_TYPE_INTERNAL"
445 device ref usb2_port6 on end
446 end
447 chip drivers/usb/acpi
448 register "desc" = ""USB2 Bluetooth""
449 register "type" = "UPC_TYPE_INTERNAL"
450 register "reset_gpio" =
451 "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
452 device ref usb2_port8 on end
453 end
454 chip drivers/usb/acpi
455 register "desc" = ""USB2 Bluetooth""
456 register "type" = "UPC_TYPE_INTERNAL"
457 register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
458 device ref usb2_port10 on end
459 end
460 chip drivers/usb/acpi
461 register "desc" = ""USB3 Type-A Port A0 (MLB)""
462 register "type" = "UPC_TYPE_USB3_A"
463 register "use_custom_pld" = "true"
464 register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, RIGHT, ACPI_PLD_GROUP(3, 1))"
465 device ref usb3_port1 on end
466 end
467 chip drivers/usb/acpi
468 register "desc" = ""USB3 Type-A Port A1 (DB)""
469 register "type" = "UPC_TYPE_USB3_A"
470 register "use_custom_pld" = "true"
471 register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(4, 1))"
472 device ref usb3_port2 on end
473 end
474 end
475 end
476 end
477 device ref hda on
478 chip drivers/sof
479 register "spkr_tplg" = "rt5650_sp"
480 register "jack_tplg" = "rt5650_hp"
481 register "mic_tplg" = "_2ch_pdm0"
482 device generic 0 on end
483 end
484 end
485 end
486
487 end
coreboot repo mirror