?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
cpu/x86/smm/pci_resource_store: Store DEV/VEN ID
[coreboot2.git] / src / mainboard / google / brya / variants / zydron / overridetree.cb
blobf0d4d05cb6091d389bbd451b4db8240e391a08f1
1 fw_config
2 field KB_BL 0 0
3 option KB_BL_ABSENT 0
4 option KB_BL_PRESENT 1
5 end
6 field AUDIO 1 3
7 option AUDIO_UNKNOWN 0
8 option MAX98373_NAU88L25B_I2S 1
9 end
10 field UFC 4 5
11 option UFC_USB 0
12 option UFC_MIPI_OVTI2740 1
13 option UFC_MIPI_ZYDRON 2
14 end
15 field STYLUS 6
16 option STYLUS_ABSENT 0
17 option STYLUS_PRESENT 1
18 end
19 field ZYDRON_UFC 36 37
20 option UFC_MIPI_HI556 0
21 option UFC_MIPI_OVTI2740 1
22 end
23 end
24 chip soc/intel/alderlake
25 register "domain_vr_config[VR_DOMAIN_IA]" = "{
26 .enable_fast_vmode = 1,
27 }"
28
29 register "sagv" = "SaGv_Enabled"
30
31 # As per Intel Advisory doc#723158, the change is required to prevent possible
32 # display flickering issue.
33 register "usb2_phy_sus_pg_disable" = "1"
34
35 # GPE configuration
36 register "pmc_gpe0_dw1" = "GPP_D"
37
38 # Acoustic settings
39 register "acoustic_noise_mitigation" = "1"
40 register "slow_slew_rate[VR_DOMAIN_IA]" = "SLEW_FAST_8"
41 register "slow_slew_rate[VR_DOMAIN_GT]" = "SLEW_FAST_8"
42 register "fast_pkg_c_ramp_disable[VR_DOMAIN_IA]" = "1"
43 register "fast_pkg_c_ramp_disable[VR_DOMAIN_GT]" = "1"
44
45 register "usb2_ports[1]" = "USB2_PORT_EMPTY" # Disable USB2_C1
46 register "usb2_ports[3]" = "USB2_PORT_EMPTY" # Disable M.2 WWAN
47
48 register "usb3_ports[3]" = "USB3_PORT_EMPTY" # Disable M.2 WWAN
49
50 # FIVR configurations for zydron are disabled since the board doesn't have V1p05 and Vnn
51 # bypass rails implemented.
52 register "ext_fivr_settings" = "{
53 .configure_ext_fivr = 1,
54 }"
55
56 # Intel Common SoC Config
57 #+-------------------+---------------------------+
58 #| Field | Value |
59 #+-------------------+---------------------------+
60 #| GSPI1 | Fingerprint MCU |
61 #| I2C0 | Audio |
62 #| I2C1 | cr50 TPM. Early init is |
63 #| | required to set up a BAR |
64 #| | for TPM communication |
65 #| I2C2 | SAR0 |
66 #| I2C3 | Touchscreen |
67 #| I2C5 | Trackpad |
68 #+-------------------+---------------------------+
69
70 register "common_soc_config" = "{
71 .i2c[1] = {
72 .early_init = 1,
73 .speed = I2C_SPEED_FAST,
74 .rise_time_ns = 600,
75 .fall_time_ns = 400,
76 .data_hold_time_ns = 50,
77 },
78 .i2c[3] = {
79 .speed = I2C_SPEED_FAST,
80 .rise_time_ns = 650,
81 .fall_time_ns = 400,
82 .data_hold_time_ns = 50,
83 },
84 }"
85
86 register "power_limits_config[ADL_P_282_442_482_28W_CORE]" = "{
87 .tdp_pl1_override = 20,
88 .tdp_pl2_override = 43,
89 .tdp_pl4 = 105,
90 }"
91
92 register "power_limits_config[ADL_P_682_28W_CORE]" = "{
93 .tdp_pl1_override = 20,
94 .tdp_pl2_override = 43,
95 .tdp_pl4 = 105,
96 }"
97
98 device domain 0 on
99 device ref dtt on
100 chip drivers/intel/dptf
101 ## sensor information
102 register "options.tsr[0].desc" = ""DRAM""
103 register "options.tsr[1].desc" = ""Soc""
104 register "options.tsr[2].desc" = ""Charger""
105
106 # TODO: below values are initial reference values only
107 ## Active Policy
108 register "policies.active" = "{
109 [0] = {
110 .target = DPTF_CPU,
111 .thresholds = {
112 TEMP_PCT(85, 90),
113 TEMP_PCT(75, 80),
114 TEMP_PCT(68, 70),
115 TEMP_PCT(62, 60),
116 TEMP_PCT(55, 50),
117 TEMP_PCT(50, 40),
118 TEMP_PCT(40, 30),
119 }
120 },
121 [1] = {
122 .target = DPTF_TEMP_SENSOR_1,
123 .thresholds = {
124 TEMP_PCT(60, 90),
125 TEMP_PCT(55, 80),
126 TEMP_PCT(52, 70),
127 TEMP_PCT(48, 60),
128 TEMP_PCT(44, 50),
129 TEMP_PCT(40, 40),
130 TEMP_PCT(36, 30),
131 }
132 }
133 }"
134
135 ## Passive Policy
136 register "policies.passive" = "{
137 [0] = DPTF_PASSIVE(CPU, CPU, 90, 5000),
138 [1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 55, 5000),
139 [2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 55, 5000),
140 [3] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_2, 55, 5000),
141 }"
142
143 ## Critical Policy
144 register "policies.critical" = "{
145 [0] = DPTF_CRITICAL(CPU, 100, SHUTDOWN),
146 [1] = DPTF_CRITICAL(TEMP_SENSOR_0, 85, SHUTDOWN),
147 [2] = DPTF_CRITICAL(TEMP_SENSOR_1, 85, SHUTDOWN),
148 [3] = DPTF_CRITICAL(TEMP_SENSOR_2, 85, SHUTDOWN),
149 }"
150
151 register "controls.power_limits" = "{
152 .pl1 = {
153 .min_power = 18000,
154 .max_power = 20000,
155 .time_window_min = 28 * MSECS_PER_SEC,
156 .time_window_max = 32 * MSECS_PER_SEC,
157 .granularity = 200,
158 },
159 .pl2 = {
160 .min_power = 43000,
161 .max_power = 43000,
162 .time_window_min = 28 * MSECS_PER_SEC,
163 .time_window_max = 32 * MSECS_PER_SEC,
164 .granularity = 1000,
165 }
166 }"
167
168 ## Charger Performance Control (Control, mA)
169 register "controls.charger_perf" = "{
170 [0] = { 255, 1700 },
171 [1] = { 24, 1500 },
172 [2] = { 16, 1000 },
173 [3] = { 8, 500 }
174 }"
175
176 ## Fan Performance Control (Percent, Speed, Noise, Power)
177 register "controls.fan_perf" = "{
178 [0] = { 90, 6700, 220, 2200, },
179 [1] = { 80, 5800, 180, 1800, },
180 [2] = { 70, 5000, 145, 1450, },
181 [3] = { 60, 4900, 115, 1150, },
182 [4] = { 50, 3838, 90, 900, },
183 [5] = { 40, 2904, 55, 550, },
184 [6] = { 30, 2337, 30, 300, },
185 [7] = { 20, 1608, 15, 150, },
186 [8] = { 10, 800, 10, 100, },
187 [9] = { 0, 0, 0, 50, }
188 }"
189
190 ## Fan options
191 register "options.fan.fine_grained_control" = "1"
192 register "options.fan.step_size" = "2"
193
194 device generic 0 alias dptf_policy on end
195 end
196 end
197 device ref ipu on
198 chip drivers/intel/mipi_camera
199 register "acpi_uid" = "0x50000"
200 register "acpi_name" = ""IPU0""
201 register "device_type" = "INTEL_ACPI_CAMERA_CIO2"
202
203 register "cio2_num_ports" = "1"
204 register "cio2_lanes_used" = "{2}" # 2 CSI Camera lanes are used
205 register "cio2_lane_endpoint[0]" = ""^I2C2.CAM0""
206 register "cio2_prt[0]" = "1"
207 device generic 0 on
208 probe UFC UFC_MIPI_OVTI2740
209 probe ZYDRON_UFC UFC_MIPI_HI556
210 probe ZYDRON_UFC UFC_MIPI_OVTI2740
211 end
212 end
213 end
214 device ref pcie4_0 on
215 # Enable CPU PCIE RP 1 using CLK 0
216 register "cpu_pcie_rp[CPU_RP(1)]" = "{
217 .clk_req = 0,
218 .clk_src = 0,
219 .flags = PCIE_RP_LTR | PCIE_RP_AER,
220 }"
221 end
222 device ref tcss_dma0 on
223 chip drivers/intel/usb4/retimer
224 register "dfp[0].power_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E4)"
225 use tcss_usb3_port1 as dfp[0].typec_port
226 device generic 0 on end
227 end
228 end
229 device ref tcss_dma1 on
230 chip drivers/intel/usb4/retimer
231 register "dfp[0].power_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E4)"
232 use tcss_usb3_port3 as dfp[0].typec_port
233 device generic 0 on end
234 end
235 end
236 device ref cnvi_wifi on
237 chip drivers/wifi/generic
238 register "wake" = "GPE0_PME_B0"
239 device generic 0 on end
240 end
241 end
242 device ref i2c0 on
243 chip drivers/i2c/nau8825
244 register "irq_gpio" = "ACPI_GPIO_IRQ_LEVEL_LOW(GPP_A23)"
245 register "jkdet_enable" = "1"
246 register "jkdet_pull_enable" = "0"
247 register "jkdet_pull_up" = "0"
248 register "jkdet_polarity" = "1" # ActiveLow
249 register "vref_impedance" = "2" # 125kOhm
250 register "micbias_voltage" = "6" # 2.754
251 register "sar_threshold_num" = "4"
252 register "sar_threshold[0]" = "0x0C"
253 register "sar_threshold[1]" = "0x1C"
254 register "sar_threshold[2]" = "0x38"
255 register "sar_threshold[3]" = "0x60"
256 register "sar_hysteresis" = "1"
257 register "sar_voltage" = "6"
258 register "sar_compare_time" = "0" # 500ns
259 register "sar_sampling_time" = "0" # 2us
260 register "short_key_debounce" = "2" # 100ms
261 register "jack_insert_debounce" = "7" # 512ms
262 register "jack_eject_debounce" = "7" # 512ms
263 device i2c 1a on
264 probe AUDIO MAX98373_NAU88L25B_I2S
265 end
266 end
267 chip drivers/i2c/max98373
268 register "vmon_slot_no" = "0"
269 register "imon_slot_no" = "1"
270 register "uid" = "0"
271 register "desc" = ""Right Speaker Amp""
272 register "name" = ""MAXR""
273 device i2c 31 on
274 probe AUDIO MAX98373_NAU88L25B_I2S
275 end
276 end
277 chip drivers/i2c/max98373
278 register "vmon_slot_no" = "2"
279 register "imon_slot_no" = "3"
280 register "uid" = "1"
281 register "desc" = ""Left Speaker Amp""
282 register "name" = ""MAXL""
283 device i2c 32 on
284 probe AUDIO MAX98373_NAU88L25B_I2S
285 end
286 end
287 end #I2C0
288 device ref i2c1 on
289 chip drivers/i2c/tpm
290 register "hid" = ""GOOG0005""
291 register "irq" = "ACPI_IRQ_EDGE_LOW(GPP_A13_IRQ)"
292 device i2c 50 on end
293 end
294 end
295 device ref i2c2 on
296 chip drivers/intel/mipi_camera
297 register "acpi_hid" = ""INT3474""
298 register "acpi_uid" = "0"
299 register "acpi_name" = ""CAM0""
300 register "chip_name" = ""Ov 2740 Camera""
301 register "device_type" = "INTEL_ACPI_CAMERA_SENSOR"
302 register "has_power_resource" = "1"
303
304 register "ssdb.lanes_used" = "2"
305 register "ssdb.link_used" = "1"
306 register "num_freq_entries" = "1"
307 register "link_freq[0]" = "360 * MHz"
308 register "remote_name" = ""IPU0""
309 register "max_dstate_for_probe" = "ACPI_DEVICE_SLEEP_D3_COLD"
310
311 #Controls
312 register "clk_panel.clks[0].clknum" = "IMGCLKOUT_3"
313 register "clk_panel.clks[0].freq" = "FREQ_19_2_MHZ"
314
315 register "gpio_panel.gpio[0].gpio_num" = "GPP_F20" #reset
316 register "gpio_panel.gpio[1].gpio_num" = "GPP_C4" #power
317
318 #_ON
319 register "on_seq.ops_cnt" = "4"
320 register "on_seq.ops[0]" = "SEQ_OPS_CLK_ENABLE(0, 0)"
321 register "on_seq.ops[1]" = "SEQ_OPS_GPIO_ENABLE(0, 5)"
322 register "on_seq.ops[2]" = "SEQ_OPS_GPIO_DISABLE(1, 5)"
323 register "on_seq.ops[3]" = "SEQ_OPS_GPIO_ENABLE(1, 5)"
324
325 #_OFF
326 register "off_seq.ops_cnt" = "3"
327 register "off_seq.ops[0]" = "SEQ_OPS_GPIO_DISABLE(1, 0)"
328 register "off_seq.ops[1]" = "SEQ_OPS_GPIO_DISABLE(0, 0)"
329 register "off_seq.ops[2]" = "SEQ_OPS_CLK_DISABLE(0, 0)"
330
331 device i2c 36 on
332 probe UFC UFC_MIPI_OVTI2740
333 probe ZYDRON_UFC UFC_MIPI_OVTI2740
334 end
335 end
336 chip drivers/intel/mipi_camera
337 register "acpi_hid" = ""INT3537""
338 register "acpi_uid" = "0"
339 register "acpi_name" = ""CAM0""
340 register "chip_name" = ""Hi-556 Camera""
341 register "device_type" = "INTEL_ACPI_CAMERA_SENSOR"
342 register "has_power_resource" = "1"
343
344 register "ssdb.lanes_used" = "2"
345 register "ssdb.link_used" = "1"
346 register "num_freq_entries" = "1"
347 register "link_freq[0]" = "437 * MHz" # 437 MHz
348 register "remote_name" = ""IPU0""
349 register "max_dstate_for_probe" = "ACPI_DEVICE_SLEEP_D3_COLD"
350
351 #Controls
352 register "clk_panel.clks[0].clknum" = "IMGCLKOUT_3"
353 register "clk_panel.clks[0].freq" = "FREQ_19_2_MHZ"
354
355 register "gpio_panel.gpio[0].gpio_num" = "GPP_C4" #power
356 register "gpio_panel.gpio[1].gpio_num" = "GPP_F20" #reset
357
358 #_ON
359 register "on_seq.ops_cnt" = "4"
360 register "on_seq.ops[0]" = "SEQ_OPS_CLK_ENABLE(0, 0)"
361 register "on_seq.ops[1]" = "SEQ_OPS_GPIO_ENABLE(0, 5)"
362 register "on_seq.ops[2]" = "SEQ_OPS_GPIO_DISABLE(1, 5)"
363 register "on_seq.ops[3]" = "SEQ_OPS_GPIO_ENABLE(1, 5)"
364
365 #_OFF
366 register "off_seq.ops_cnt" = "3"
367 register "off_seq.ops[0]" = "SEQ_OPS_CLK_DISABLE(0, 0)"
368 register "off_seq.ops[1]" = "SEQ_OPS_GPIO_DISABLE(1, 0)"
369 register "off_seq.ops[2]" = "SEQ_OPS_GPIO_DISABLE(0, 0)"
370
371 device i2c 20 on
372 probe ZYDRON_UFC UFC_MIPI_HI556
373 end
374 end
375 chip drivers/intel/mipi_camera
376 register "acpi_hid" = "ACPI_DT_NAMESPACE_HID"
377 register "acpi_uid" = "1"
378 register "acpi_name" = ""NVM0""
379 register "chip_name" = ""AT24 EEPROM""
380 register "device_type" = "INTEL_ACPI_CAMERA_NVM"
381
382 register "nvm_size" = "0x2000"
383 register "nvm_pagesize" = "1"
384 register "nvm_readonly" = "1"
385 register "nvm_width" = "0x10"
386 register "nvm_compat" = ""atmel,24c64""
387
388 device i2c 50 on
389 probe UFC UFC_MIPI_OVTI2740
390 probe ZYDRON_UFC UFC_MIPI_HI556
391 probe ZYDRON_UFC UFC_MIPI_OVTI2740
392 end
393 end
394 end
395 device ref i2c3 on
396 chip drivers/i2c/hid
397 register "generic.hid" = ""ELAN90FC""
398 register "generic.desc" = ""ELAN Touchscreen""
399 register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C7_IRQ)"
400 register "generic.detect" = "1"
401 register "generic.reset_gpio" =
402 "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C1)"
403 register "generic.reset_delay_ms" = "20"
404 register "generic.reset_off_delay_ms" = "1"
405 register "generic.enable_gpio" =
406 "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C0)"
407 register "generic.enable_delay_ms" = "6"
408 register "generic.enable_off_delay_ms" = "30"
409 register "generic.stop_gpio" =
410 "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C6)"
411 register "generic.stop_off_delay_ms" = "1"
412 register "generic.has_power_resource" = "1"
413 register "hid_desc_reg_offset" = "0x01"
414 device i2c 0x10 on end
415 end
416 chip drivers/generic/gpio_keys
417 register "name" = ""PENH""
418 # GPP_D6 is the IRQ source, and GPP_D17 is the wake source
419 register "gpio" = "ACPI_GPIO_INPUT_ACTIVE_LOW(GPP_D6)"
420 register "key.wake_gpe" = "GPE0_DW1_17"
421 register "key.wakeup_route" = "WAKEUP_ROUTE_SCI"
422 register "key.wakeup_event_action" = "EV_ACT_DEASSERTED"
423 register "key.dev_name" = ""EJCT""
424 register "key.linux_code" = "SW_PEN_INSERTED"
425 register "key.linux_input_type" = "EV_SW"
426 register "key.label" = ""pen_eject""
427 device generic 0 on
428 probe STYLUS STYLUS_PRESENT
429 end
430 end
431 end
432 device ref i2c5 on
433 chip drivers/i2c/generic
434 register "hid" = ""ELAN0000""
435 register "desc" = ""ELAN Touchpad""
436 register "irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
437 register "wake" = "GPE0_DW2_14"
438 register "detect" = "1"
439 device i2c 15 on end
440 end
441 chip drivers/i2c/hid
442 register "generic.hid" = ""SYNA0000""
443 register "generic.cid" = ""ACPI0C50""
444 register "generic.desc" = ""Synaptics Touchpad""
445 register "generic.irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
446 register "generic.wake" = "GPE0_DW2_14"
447 register "generic.detect" = "1"
448 register "hid_desc_reg_offset" = "0x20"
449 device i2c 0x2c on end
450 end
451 end
452 device ref pcie_rp6 off end # PCIE6 WWAN
453 device ref pcie_rp8 off end # PCIE8 SD card
454 device ref pcie_rp9 off end # PCIE9-12 SSD
455 device ref gspi1 on
456 chip drivers/spi/acpi
457 register "name" = ""CRFP""
458 register "hid" = "ACPI_DT_NAMESPACE_HID"
459 register "uid" = "1"
460 register "compat_string" = ""google,cros-ec-spi""
461 register "irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F15_IRQ)"
462 register "wake" = "GPE0_DW2_15"
463 register "has_power_resource" = "1"
464 register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D1)"
465 register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D2)"
466 register "enable_delay_ms" = "3"
467 device spi 0 hidden end
468 end # FPMCU
469 end
470 device ref pch_espi on
471 chip ec/google/chromeec
472 use conn0 as mux_conn[0]
473 use conn1 as mux_conn[1]
474 device pnp 0c09.0 on end
475 end
476 end
477 device ref pmc hidden
478 chip drivers/intel/pmc_mux
479 device generic 0 on
480 chip drivers/intel/pmc_mux/conn
481 use usb2_port1 as usb2_port
482 use tcss_usb3_port1 as usb3_port
483 device generic 0 alias conn0 on end
484 end
485 chip drivers/intel/pmc_mux/conn
486 use usb2_port3 as usb2_port
487 use tcss_usb3_port3 as usb3_port
488 device generic 1 alias conn1 on end
489 end
490 end
491 end
492 end
493 device ref tcss_xhci on
494 chip drivers/usb/acpi
495 device ref tcss_root_hub on
496 chip drivers/usb/acpi
497 register "desc" = ""USB3 Type-C Port C0 (MLB)""
498 register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
499 register "use_custom_pld" = "true"
500 register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
501 device ref tcss_usb3_port1 on end
502 end
503 chip drivers/usb/acpi
504 register "desc" = ""USB3 Type-C Port C1 (MLB)""
505 register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
506 register "use_custom_pld" = "true"
507 register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, RIGHT, ACPI_PLD_GROUP(2, 1))"
508 device ref tcss_usb3_port3 on end
509 end
510 end
511 end
512 end
513 device ref xhci on
514 chip drivers/usb/acpi
515 device ref xhci_root_hub on
516 chip drivers/usb/acpi
517 register "desc" = ""USB2 Type-C Port C0 (MLB)""
518 register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
519 register "use_custom_pld" = "true"
520 register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
521 device ref usb2_port1 on end
522 end
523 chip drivers/usb/acpi
524 register "desc" = ""USB2 Type-C Port C1 (MLB)""
525 register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
526 register "use_custom_pld" = "true"
527 register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, RIGHT, ACPI_PLD_GROUP(2, 1))"
528 device ref usb2_port3 on end
529 end
530 chip drivers/usb/acpi
531 register "desc" = ""USB2 Camera""
532 register "type" = "UPC_TYPE_INTERNAL"
533 device ref usb2_port6 on
534 probe UFC UFC_USB
535 end
536 end
537 chip drivers/usb/acpi
538 register "desc" = ""USB2 Type-A Port A0 (MLB)""
539 register "type" = "UPC_TYPE_A"
540 register "use_custom_pld" = "true"
541 register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(1, 2))"
542 device ref usb2_port9 on end
543 end
544 chip drivers/usb/acpi
545 register "desc" = ""USB2 Bluetooth""
546 register "type" = "UPC_TYPE_INTERNAL"
547 register "reset_gpio" =
548 "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
549 device ref usb2_port10 on end
550 end
551 chip drivers/usb/acpi
552 register "desc" = ""USB3 Type-A Port A0 (MLB)""
553 register "type" = "UPC_TYPE_USB3_A"
554 register "use_custom_pld" = "true"
555 register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(1, 2))"
556 device ref usb3_port1 on end
557 end
558 end
559 end
560 end
561 end
562 end
coreboot repo mirror