repo.or.cz
/
coreboot2.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
mb/google/nissa/var/rull: add ssd timing and modify ssd GPIO pins of rtd3
[coreboot2.git]
/
src
/
mainboard
/
framework
/
azalea
/
Makefile.mk
blob
248f9df2563b747e361cf824c1432207f9024154
1
# SPDX-License-Identifier: GPL-2.0-only
2
3
bootblock-y
+=
bootblock.c
4
5
romstage-y
+=
port_descriptors.c
6
7
ramstage-y
+=
mainboard.c
8
ramstage-y
+=
port_descriptors.c