Linux 2.6.12-rc6
[cris-mirror.git] / include / asm-sh / cpu-sh3 / timer.h
blob3d8e95e8d10ccd8c8d1666b47759c87b543ff696
1 /*
2 * include/asm-sh/cpu-sh3/timer.h
4 * Copyright (C) 2004 Lineo Solutions, Inc.
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
8 * for more details.
9 */
10 #ifndef __ASM_CPU_SH3_TIMER_H
11 #define __ASM_CPU_SH3_TIMER_H
14 * ---------------------------------------------------------------------------
15 * TMU Common definitions for SH3 processors
16 * SH7706
17 * SH7709S
18 * SH7727
19 * SH7729R
20 * SH7710
21 * SH7720
22 * SH7300
23 * ---------------------------------------------------------------------------
26 #if defined(CONFIG_CPU_SUBTYPE_SH7300) || defined(CONFIG_CPU_SUBTYPE_SH7710)
27 #define TMU_TSTR 0xa412fe92 /* Byte access */
29 #define TMU0_TCOR 0xa412fe94 /* Long access */
30 #define TMU0_TCNT 0xa412fe98 /* Long access */
31 #define TMU0_TCR 0xa412fe9c /* Word access */
33 #define TMU1_TCOR 0xa412fea0 /* Long access */
34 #define TMU1_TCNT 0xa412fea4 /* Long access */
35 #define TMU1_TCR 0xa412fea8 /* Word access */
37 #define TMU2_TCOR 0xa412feac /* Long access */
38 #define TMU2_TCNT 0xa412feb0 /* Long access */
39 #define TMU2_TCR 0xa412feb4 /* Word access */
41 #else
42 #if !defined(CONFIG_CPU_SUBTYPE_SH7727)
43 #define TMU_TOCR 0xfffffe90 /* Byte access */
44 #endif
45 #define TMU_TSTR 0xfffffe92 /* Byte access */
47 #define TMU0_TCOR 0xfffffe94 /* Long access */
48 #define TMU0_TCNT 0xfffffe98 /* Long access */
49 #define TMU0_TCR 0xfffffe9c /* Word access */
51 #define TMU1_TCOR 0xfffffea0 /* Long access */
52 #define TMU1_TCNT 0xfffffea4 /* Long access */
53 #define TMU1_TCR 0xfffffea8 /* Word access */
55 #define TMU2_TCOR 0xfffffeac /* Long access */
56 #define TMU2_TCNT 0xfffffeb0 /* Long access */
57 #define TMU2_TCR 0xfffffeb4 /* Word access */
58 #if !defined(CONFIG_CPU_SUBTYPE_SH7727)
59 #define TMU2_TCPR2 0xfffffeb8 /* Long access */
60 #endif
61 #endif
63 #endif /* __ASM_CPU_SH3_TIMER_H */