?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge tag 'for_linus' of git://git.kernel.org/pub/scm/linux/kernel/git/mst/vhost
[cris-mirror.git] / arch / mips / jz4740 / board-qi_lb60.c
blob6d7f97552200853259e6f2ba3ad06a2341423f4e
1 /*
2 * linux/arch/mips/jz4740/board-qi_lb60.c
3 *
4 * QI_LB60 board support
5 *
6 * Copyright (c) 2009 Qi Hardware inc.,
7 * Author: Xiangfu Liu <xiangfu@qi-hardware.com>
8 * Copyright 2010, Lars-Peter Clausen <lars@metafoo.de>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 or later
12 * as published by the Free Software Foundation.
13 */
14
15 #include <linux/kernel.h>
16 #include <linux/init.h>
17 #include <linux/gpio.h>
18 #include <linux/gpio/machine.h>
19
20 #include <linux/input.h>
21 #include <linux/gpio_keys.h>
22 #include <linux/input/matrix_keypad.h>
23 #include <linux/spi/spi.h>
24 #include <linux/spi/spi_gpio.h>
25 #include <linux/pinctrl/machine.h>
26 #include <linux/pinctrl/pinconf-generic.h>
27 #include <linux/power_supply.h>
28 #include <linux/power/jz4740-battery.h>
29 #include <linux/power/gpio-charger.h>
30 #include <linux/pwm.h>
31
32 #include <asm/mach-jz4740/gpio.h>
33 #include <asm/mach-jz4740/jz4740_fb.h>
34 #include <asm/mach-jz4740/jz4740_mmc.h>
35 #include <asm/mach-jz4740/jz4740_nand.h>
36
37 #include <linux/regulator/fixed.h>
38 #include <linux/regulator/machine.h>
39
40 #include <asm/mach-jz4740/platform.h>
41
42 #include "clock.h"
43
44 /* GPIOs */
45 #define QI_LB60_GPIO_SD_CD JZ_GPIO_PORTD(0)
46 #define QI_LB60_GPIO_SD_VCC_EN_N JZ_GPIO_PORTD(2)
47
48 #define QI_LB60_GPIO_KEYOUT(x) (JZ_GPIO_PORTC(10) + (x))
49 #define QI_LB60_GPIO_KEYIN(x) (JZ_GPIO_PORTD(18) + (x))
50 #define QI_LB60_GPIO_KEYIN8 JZ_GPIO_PORTD(26)
51
52 /* NAND */
53
54 /* Early prototypes of the QI LB60 had only 1GB of NAND.
55 * In order to support these devices as well the partition and ecc layout is
56 * initialized depending on the NAND size */
57 static struct mtd_partition qi_lb60_partitions_1gb[] = {
58 {
59 .name = "NAND BOOT partition",
60 .offset = 0 * 0x100000,
61 .size = 4 * 0x100000,
62 },
63 {
64 .name = "NAND KERNEL partition",
65 .offset = 4 * 0x100000,
66 .size = 4 * 0x100000,
67 },
68 {
69 .name = "NAND ROOTFS partition",
70 .offset = 8 * 0x100000,
71 .size = (504 + 512) * 0x100000,
72 },
73 };
74
75 static struct mtd_partition qi_lb60_partitions_2gb[] = {
76 {
77 .name = "NAND BOOT partition",
78 .offset = 0 * 0x100000,
79 .size = 4 * 0x100000,
80 },
81 {
82 .name = "NAND KERNEL partition",
83 .offset = 4 * 0x100000,
84 .size = 4 * 0x100000,
85 },
86 {
87 .name = "NAND ROOTFS partition",
88 .offset = 8 * 0x100000,
89 .size = (504 + 512 + 1024) * 0x100000,
90 },
91 };
92
93 static int qi_lb60_ooblayout_ecc(struct mtd_info *mtd, int section,
94 struct mtd_oob_region *oobregion)
95 {
96 if (section)
97 return -ERANGE;
98
99 oobregion->length = 36;
100 oobregion->offset = 6;
101
102 if (mtd->oobsize == 128) {
103 oobregion->length *= 2;
104 oobregion->offset *= 2;
105 }
106
107 return 0;
108 }
109
110 static int qi_lb60_ooblayout_free(struct mtd_info *mtd, int section,
111 struct mtd_oob_region *oobregion)
112 {
113 int eccbytes = 36, eccoff = 6;
114
115 if (section > 1)
116 return -ERANGE;
117
118 if (mtd->oobsize == 128) {
119 eccbytes *= 2;
120 eccoff *= 2;
121 }
122
123 if (!section) {
124 oobregion->offset = 2;
125 oobregion->length = eccoff - 2;
126 } else {
127 oobregion->offset = eccoff + eccbytes;
128 oobregion->length = mtd->oobsize - oobregion->offset;
129 }
130
131 return 0;
132 }
133
134 static const struct mtd_ooblayout_ops qi_lb60_ooblayout_ops = {
135 .ecc = qi_lb60_ooblayout_ecc,
136 .free = qi_lb60_ooblayout_free,
137 };
138
139 static void qi_lb60_nand_ident(struct platform_device *pdev,
140 struct mtd_info *mtd, struct mtd_partition **partitions,
141 int *num_partitions)
142 {
143 struct nand_chip *chip = mtd_to_nand(mtd);
144
145 if (chip->page_shift == 12) {
146 *partitions = qi_lb60_partitions_2gb;
147 *num_partitions = ARRAY_SIZE(qi_lb60_partitions_2gb);
148 } else {
149 *partitions = qi_lb60_partitions_1gb;
150 *num_partitions = ARRAY_SIZE(qi_lb60_partitions_1gb);
151 }
152
153 mtd_set_ooblayout(mtd, &qi_lb60_ooblayout_ops);
154 }
155
156 static struct jz_nand_platform_data qi_lb60_nand_pdata = {
157 .ident_callback = qi_lb60_nand_ident,
158 .banks = { 1 },
159 };
160
161 static struct gpiod_lookup_table qi_lb60_nand_gpio_table = {
162 .dev_id = "jz4740-nand.0",
163 .table = {
164 GPIO_LOOKUP("GPIOC", 30, "busy", 0),
165 { },
166 },
167 };
168
169
170 /* Keyboard*/
171
172 #define KEY_QI_QI KEY_F13
173 #define KEY_QI_UPRED KEY_RIGHTALT
174 #define KEY_QI_VOLUP KEY_VOLUMEUP
175 #define KEY_QI_VOLDOWN KEY_VOLUMEDOWN
176 #define KEY_QI_FN KEY_LEFTCTRL
177
178 static const uint32_t qi_lb60_keymap[] = {
179 KEY(0, 0, KEY_F1), /* S2 */
180 KEY(0, 1, KEY_F2), /* S3 */
181 KEY(0, 2, KEY_F3), /* S4 */
182 KEY(0, 3, KEY_F4), /* S5 */
183 KEY(0, 4, KEY_F5), /* S6 */
184 KEY(0, 5, KEY_F6), /* S7 */
185 KEY(0, 6, KEY_F7), /* S8 */
186
187 KEY(1, 0, KEY_Q), /* S10 */
188 KEY(1, 1, KEY_W), /* S11 */
189 KEY(1, 2, KEY_E), /* S12 */
190 KEY(1, 3, KEY_R), /* S13 */
191 KEY(1, 4, KEY_T), /* S14 */
192 KEY(1, 5, KEY_Y), /* S15 */
193 KEY(1, 6, KEY_U), /* S16 */
194 KEY(1, 7, KEY_I), /* S17 */
195 KEY(2, 0, KEY_A), /* S18 */
196 KEY(2, 1, KEY_S), /* S19 */
197 KEY(2, 2, KEY_D), /* S20 */
198 KEY(2, 3, KEY_F), /* S21 */
199 KEY(2, 4, KEY_G), /* S22 */
200 KEY(2, 5, KEY_H), /* S23 */
201 KEY(2, 6, KEY_J), /* S24 */
202 KEY(2, 7, KEY_K), /* S25 */
203 KEY(3, 0, KEY_ESC), /* S26 */
204 KEY(3, 1, KEY_Z), /* S27 */
205 KEY(3, 2, KEY_X), /* S28 */
206 KEY(3, 3, KEY_C), /* S29 */
207 KEY(3, 4, KEY_V), /* S30 */
208 KEY(3, 5, KEY_B), /* S31 */
209 KEY(3, 6, KEY_N), /* S32 */
210 KEY(3, 7, KEY_M), /* S33 */
211 KEY(4, 0, KEY_TAB), /* S34 */
212 KEY(4, 1, KEY_CAPSLOCK), /* S35 */
213 KEY(4, 2, KEY_BACKSLASH), /* S36 */
214 KEY(4, 3, KEY_APOSTROPHE), /* S37 */
215 KEY(4, 4, KEY_COMMA), /* S38 */
216 KEY(4, 5, KEY_DOT), /* S39 */
217 KEY(4, 6, KEY_SLASH), /* S40 */
218 KEY(4, 7, KEY_UP), /* S41 */
219 KEY(5, 0, KEY_O), /* S42 */
220 KEY(5, 1, KEY_L), /* S43 */
221 KEY(5, 2, KEY_EQUAL), /* S44 */
222 KEY(5, 3, KEY_QI_UPRED), /* S45 */
223 KEY(5, 4, KEY_SPACE), /* S46 */
224 KEY(5, 5, KEY_QI_QI), /* S47 */
225 KEY(5, 6, KEY_RIGHTCTRL), /* S48 */
226 KEY(5, 7, KEY_LEFT), /* S49 */
227 KEY(6, 0, KEY_F8), /* S50 */
228 KEY(6, 1, KEY_P), /* S51 */
229 KEY(6, 2, KEY_BACKSPACE),/* S52 */
230 KEY(6, 3, KEY_ENTER), /* S53 */
231 KEY(6, 4, KEY_QI_VOLUP), /* S54 */
232 KEY(6, 5, KEY_QI_VOLDOWN), /* S55 */
233 KEY(6, 6, KEY_DOWN), /* S56 */
234 KEY(6, 7, KEY_RIGHT), /* S57 */
235
236 KEY(7, 0, KEY_LEFTSHIFT), /* S58 */
237 KEY(7, 1, KEY_LEFTALT), /* S59 */
238 KEY(7, 2, KEY_QI_FN), /* S60 */
239 };
240
241 static const struct matrix_keymap_data qi_lb60_keymap_data = {
242 .keymap = qi_lb60_keymap,
243 .keymap_size = ARRAY_SIZE(qi_lb60_keymap),
244 };
245
246 static const unsigned int qi_lb60_keypad_cols[] = {
247 QI_LB60_GPIO_KEYOUT(0),
248 QI_LB60_GPIO_KEYOUT(1),
249 QI_LB60_GPIO_KEYOUT(2),
250 QI_LB60_GPIO_KEYOUT(3),
251 QI_LB60_GPIO_KEYOUT(4),
252 QI_LB60_GPIO_KEYOUT(5),
253 QI_LB60_GPIO_KEYOUT(6),
254 QI_LB60_GPIO_KEYOUT(7),
255 };
256
257 static const unsigned int qi_lb60_keypad_rows[] = {
258 QI_LB60_GPIO_KEYIN(0),
259 QI_LB60_GPIO_KEYIN(1),
260 QI_LB60_GPIO_KEYIN(2),
261 QI_LB60_GPIO_KEYIN(3),
262 QI_LB60_GPIO_KEYIN(4),
263 QI_LB60_GPIO_KEYIN(5),
264 QI_LB60_GPIO_KEYIN(6),
265 QI_LB60_GPIO_KEYIN8,
266 };
267
268 static struct matrix_keypad_platform_data qi_lb60_pdata = {
269 .keymap_data = &qi_lb60_keymap_data,
270 .col_gpios = qi_lb60_keypad_cols,
271 .row_gpios = qi_lb60_keypad_rows,
272 .num_col_gpios = ARRAY_SIZE(qi_lb60_keypad_cols),
273 .num_row_gpios = ARRAY_SIZE(qi_lb60_keypad_rows),
274 .col_scan_delay_us = 10,
275 .debounce_ms = 10,
276 .wakeup = 1,
277 .active_low = 1,
278 };
279
280 static struct platform_device qi_lb60_keypad = {
281 .name = "matrix-keypad",
282 .id = -1,
283 .dev = {
284 .platform_data = &qi_lb60_pdata,
285 },
286 };
287
288 /* Display */
289 static struct fb_videomode qi_lb60_video_modes[] = {
290 {
291 .name = "320x240",
292 .xres = 320,
293 .yres = 240,
294 .refresh = 30,
295 .left_margin = 140,
296 .right_margin = 273,
297 .upper_margin = 20,
298 .lower_margin = 2,
299 .hsync_len = 1,
300 .vsync_len = 1,
301 .sync = 0,
302 .vmode = FB_VMODE_NONINTERLACED,
303 },
304 };
305
306 static struct jz4740_fb_platform_data qi_lb60_fb_pdata = {
307 .width = 60,
308 .height = 45,
309 .num_modes = ARRAY_SIZE(qi_lb60_video_modes),
310 .modes = qi_lb60_video_modes,
311 .bpp = 24,
312 .lcd_type = JZ_LCD_TYPE_8BIT_SERIAL,
313 .pixclk_falling_edge = 1,
314 };
315
316 struct spi_gpio_platform_data spigpio_platform_data = {
317 .sck = JZ_GPIO_PORTC(23),
318 .mosi = JZ_GPIO_PORTC(22),
319 .miso = -1,
320 .num_chipselect = 1,
321 };
322
323 static struct platform_device spigpio_device = {
324 .name = "spi_gpio",
325 .id = 1,
326 .dev = {
327 .platform_data = &spigpio_platform_data,
328 },
329 };
330
331 static struct spi_board_info qi_lb60_spi_board_info[] = {
332 {
333 .modalias = "ili8960",
334 .controller_data = (void *)JZ_GPIO_PORTC(21),
335 .chip_select = 0,
336 .bus_num = 1,
337 .max_speed_hz = 30 * 1000,
338 .mode = SPI_3WIRE,
339 },
340 };
341
342 /* Battery */
343 static struct jz_battery_platform_data qi_lb60_battery_pdata = {
344 .gpio_charge = JZ_GPIO_PORTC(27),
345 .gpio_charge_active_low = 1,
346 .info = {
347 .name = "battery",
348 .technology = POWER_SUPPLY_TECHNOLOGY_LIPO,
349 .voltage_max_design = 4200000,
350 .voltage_min_design = 3600000,
351 },
352 };
353
354 /* GPIO Key: power */
355 static struct gpio_keys_button qi_lb60_gpio_keys_buttons[] = {
356 [0] = {
357 .code = KEY_POWER,
358 .gpio = JZ_GPIO_PORTD(29),
359 .active_low = 1,
360 .desc = "Power",
361 .wakeup = 1,
362 },
363 };
364
365 static struct gpio_keys_platform_data qi_lb60_gpio_keys_data = {
366 .nbuttons = ARRAY_SIZE(qi_lb60_gpio_keys_buttons),
367 .buttons = qi_lb60_gpio_keys_buttons,
368 };
369
370 static struct platform_device qi_lb60_gpio_keys = {
371 .name = "gpio-keys",
372 .id = -1,
373 .dev = {
374 .platform_data = &qi_lb60_gpio_keys_data,
375 }
376 };
377
378 static struct jz4740_mmc_platform_data qi_lb60_mmc_pdata = {
379 .gpio_card_detect = QI_LB60_GPIO_SD_CD,
380 .gpio_read_only = -1,
381 .gpio_power = QI_LB60_GPIO_SD_VCC_EN_N,
382 .power_active_low = 1,
383 };
384
385 /* beeper */
386 static struct pwm_lookup qi_lb60_pwm_lookup[] = {
387 PWM_LOOKUP("jz4740-pwm", 4, "pwm-beeper", NULL, 0,
388 PWM_POLARITY_NORMAL),
389 };
390
391 static struct platform_device qi_lb60_pwm_beeper = {
392 .name = "pwm-beeper",
393 .id = -1,
394 };
395
396 /* charger */
397 static char *qi_lb60_batteries[] = {
398 "battery",
399 };
400
401 static struct gpio_charger_platform_data qi_lb60_charger_pdata = {
402 .name = "usb",
403 .type = POWER_SUPPLY_TYPE_USB,
404 .gpio = JZ_GPIO_PORTD(28),
405 .gpio_active_low = 1,
406 .supplied_to = qi_lb60_batteries,
407 .num_supplicants = ARRAY_SIZE(qi_lb60_batteries),
408 };
409
410 static struct platform_device qi_lb60_charger_device = {
411 .name = "gpio-charger",
412 .dev = {
413 .platform_data = &qi_lb60_charger_pdata,
414 },
415 };
416
417 /* audio */
418 static struct platform_device qi_lb60_audio_device = {
419 .name = "qi-lb60-audio",
420 .id = -1,
421 };
422
423 static struct gpiod_lookup_table qi_lb60_audio_gpio_table = {
424 .dev_id = "qi-lb60-audio",
425 .table = {
426 GPIO_LOOKUP("GPIOB", 29, "snd", 0),
427 GPIO_LOOKUP("GPIOD", 4, "amp", 0),
428 { },
429 },
430 };
431
432 static struct platform_device *jz_platform_devices[] __initdata = {
433 &jz4740_udc_device,
434 &jz4740_udc_xceiv_device,
435 &jz4740_mmc_device,
436 &jz4740_nand_device,
437 &qi_lb60_keypad,
438 &spigpio_device,
439 &jz4740_framebuffer_device,
440 &jz4740_pcm_device,
441 &jz4740_i2s_device,
442 &jz4740_codec_device,
443 &jz4740_adc_device,
444 &jz4740_pwm_device,
445 &jz4740_dma_device,
446 &qi_lb60_gpio_keys,
447 &qi_lb60_pwm_beeper,
448 &qi_lb60_charger_device,
449 &qi_lb60_audio_device,
450 };
451
452 static unsigned long pin_cfg_bias_disable[] = {
453 PIN_CONFIG_BIAS_DISABLE,
454 };
455
456 static struct pinctrl_map pin_map[] __initdata = {
457 /* NAND pin configuration */
458 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-nand",
459 "10010000.jz4740-pinctrl", "nand", "nand-cs1"),
460
461 /* fbdev pin configuration */
462 PIN_MAP_MUX_GROUP("jz4740-fb", PINCTRL_STATE_DEFAULT,
463 "10010000.jz4740-pinctrl", "lcd", "lcd-8bit"),
464 PIN_MAP_MUX_GROUP("jz4740-fb", PINCTRL_STATE_SLEEP,
465 "10010000.jz4740-pinctrl", "lcd", "lcd-no-pins"),
466
467 /* MMC pin configuration */
468 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-mmc.0",
469 "10010000.jz4740-pinctrl", "mmc", "mmc-1bit"),
470 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-mmc.0",
471 "10010000.jz4740-pinctrl", "mmc", "mmc-4bit"),
472 PIN_MAP_CONFIGS_PIN_DEFAULT("jz4740-mmc.0",
473 "10010000.jz4740-pinctrl", "PD0", pin_cfg_bias_disable),
474 PIN_MAP_CONFIGS_PIN_DEFAULT("jz4740-mmc.0",
475 "10010000.jz4740-pinctrl", "PD2", pin_cfg_bias_disable),
476
477 /* PWM pin configuration */
478 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-pwm",
479 "10010000.jz4740-pinctrl", "pwm4", "pwm4"),
480 };
481
482
483 static int __init qi_lb60_init_platform_devices(void)
484 {
485 jz4740_framebuffer_device.dev.platform_data = &qi_lb60_fb_pdata;
486 jz4740_nand_device.dev.platform_data = &qi_lb60_nand_pdata;
487 jz4740_adc_device.dev.platform_data = &qi_lb60_battery_pdata;
488 jz4740_mmc_device.dev.platform_data = &qi_lb60_mmc_pdata;
489
490 gpiod_add_lookup_table(&qi_lb60_audio_gpio_table);
491 gpiod_add_lookup_table(&qi_lb60_nand_gpio_table);
492
493 spi_register_board_info(qi_lb60_spi_board_info,
494 ARRAY_SIZE(qi_lb60_spi_board_info));
495
496 pwm_add_table(qi_lb60_pwm_lookup, ARRAY_SIZE(qi_lb60_pwm_lookup));
497 pinctrl_register_mappings(pin_map, ARRAY_SIZE(pin_map));
498
499 return platform_add_devices(jz_platform_devices,
500 ARRAY_SIZE(jz_platform_devices));
501
502 }
503
504 static int __init qi_lb60_board_setup(void)
505 {
506 printk(KERN_INFO "Qi Hardware JZ4740 QI LB60 setup\n");
507
508 if (qi_lb60_init_platform_devices())
509 panic("Failed to initialize platform devices");
510
511 return 0;
512 }
513 arch_initcall(qi_lb60_board_setup);
CRIS linux kernel tree