drivers/net/cs89x0.h

   1 /*  Copyright, 1988-1992, Russell Nelson, Crynwr Software
   2
   3    This program is free software; you can redistribute it and/or modify
   4    it under the terms of the GNU General Public License as published by
   5    the Free Software Foundation, version 1.
   6
   7    This program is distributed in the hope that it will be useful,
   8    but WITHOUT ANY WARRANTY; without even the implied warranty of
   9    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  10    GNU General Public License for more details.
  11
  12    You should have received a copy of the GNU General Public License
  13    along with this program; if not, write to the Free Software
  14    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15    */
  16
  17 #include <linux/config.h>
  18
  19 #ifdef CONFIG_ARCH_IXDP2X01
  20 /* IXDP2401/IXDP2801 uses dword-aligned register addressing */
  21 #define CS89x0_PORT(reg) ((reg) * 2)
  22 #else
  23 #define CS89x0_PORT(reg) (reg)
  24 #endif
  25
  26 #define PP_ChipID 0x0000        /* offset   0h -> Corp -ID              */
  27                                 /* offset   2h -> Model/Product Number  */
  28                                 /* offset   3h -> Chip Revision Number  */
  29
  30 #define PP_ISAIOB 0x0020        /*  IO base address */
  31 #define PP_CS8900_ISAINT 0x0022 /*  ISA interrupt select */
  32 #define PP_CS8920_ISAINT 0x0370 /*  ISA interrupt select */
  33 #define PP_CS8900_ISADMA 0x0024 /*  ISA Rec DMA channel */
  34 #define PP_CS8920_ISADMA 0x0374 /*  ISA Rec DMA channel */
  35 #define PP_ISASOF 0x0026        /*  ISA DMA offset */
  36 #define PP_DmaFrameCnt 0x0028   /*  ISA DMA Frame count */
  37 #define PP_DmaByteCnt 0x002A    /*  ISA DMA Byte count */
  38 #define PP_CS8900_ISAMemB 0x002C        /*  Memory base */
  39 #define PP_CS8920_ISAMemB 0x0348 /*  */
  40
  41 #define PP_ISABootBase 0x0030   /*  Boot Prom base  */
  42 #define PP_ISABootMask 0x0034   /*  Boot Prom Mask */
  43
  44 /* EEPROM data and command registers */
  45 #define PP_EECMD 0x0040         /*  NVR Interface Command register */
  46 #define PP_EEData 0x0042        /*  NVR Interface Data Register */
  47 #define PP_DebugReg 0x0044      /*  Debug Register */
  48
  49 #define PP_RxCFG 0x0102         /*  Rx Bus config */
  50 #define PP_RxCTL 0x0104         /*  Receive Control Register */
  51 #define PP_TxCFG 0x0106         /*  Transmit Config Register */
  52 #define PP_TxCMD 0x0108         /*  Transmit Command Register */
  53 #define PP_BufCFG 0x010A        /*  Bus configuration Register */
  54 #define PP_LineCTL 0x0112       /*  Line Config Register */
  55 #define PP_SelfCTL 0x0114       /*  Self Command Register */
  56 #define PP_BusCTL 0x0116        /*  ISA bus control Register */
  57 #define PP_TestCTL 0x0118       /*  Test Register */
  58 #define PP_AutoNegCTL 0x011C    /*  Auto Negotiation Ctrl */
  59
  60 #define PP_ISQ 0x0120           /*  Interrupt Status */
  61 #define PP_RxEvent 0x0124       /*  Rx Event Register */
  62 #define PP_TxEvent 0x0128       /*  Tx Event Register */
  63 #define PP_BufEvent 0x012C      /*  Bus Event Register */
  64 #define PP_RxMiss 0x0130        /*  Receive Miss Count */
  65 #define PP_TxCol 0x0132         /*  Transmit Collision Count */
  66 #define PP_LineST 0x0134        /*  Line State Register */
  67 #define PP_SelfST 0x0136        /*  Self State register */
  68 #define PP_BusST 0x0138         /*  Bus Status */
  69 #define PP_TDR 0x013C           /*  Time Domain Reflectometry */
  70 #define PP_AutoNegST 0x013E     /*  Auto Neg Status */
  71 #define PP_TxCommand 0x0144     /*  Tx Command */
  72 #define PP_TxLength 0x0146      /*  Tx Length */
  73 #define PP_LAF 0x0150           /*  Hash Table */
  74 #define PP_IA 0x0158            /*  Physical Address Register */
  75
  76 #define PP_RxStatus 0x0400      /*  Receive start of frame */
  77 #define PP_RxLength 0x0402      /*  Receive Length of frame */
  78 #define PP_RxFrame 0x0404       /*  Receive frame pointer */
  79 #define PP_TxFrame 0x0A00       /*  Transmit frame pointer */
  80
  81 /*  Primary I/O Base Address. If no I/O base is supplied by the user, then this */
  82 /*  can be used as the default I/O base to access the PacketPage Area. */
  83 #define DEFAULTIOBASE 0x0300
  84 #define FIRST_IO 0x020C         /*  First I/O port to check */
  85 #define LAST_IO 0x037C          /*  Last I/O port to check (+10h) */
  86 #define ADD_MASK 0x3000         /*  Mask it use of the ADD_PORT register */
  87 #define ADD_SIG 0x3000          /*  Expected ID signature */
  88
  89 /* On Macs, we only need use the ISA I/O stuff until we do MEMORY_ON */
  90 #ifdef CONFIG_MAC
  91 #define LCSLOTBASE 0xfee00000
  92 #define MMIOBASE 0x40000
  93 #endif
  94
  95 #define CHIP_EISA_ID_SIG 0x630E   /*  Product ID Code for Crystal Chip (CS8900 spec 4.3) */
  96
  97 #ifdef IBMEIPKT
  98 #define EISA_ID_SIG 0x4D24      /*  IBM */
  99 #define PART_NO_SIG 0x1010      /*  IBM */
 100 #define MONGOOSE_BIT 0x0000     /*  IBM */
 101 #else
 102 #define EISA_ID_SIG 0x630E      /*  PnP Vendor ID (same as chip id for Crystal board) */
 103 #define PART_NO_SIG 0x4000      /*  ID code CS8920 board (PnP Vendor Product code) */
 104 #define MONGOOSE_BIT 0x2000     /*  PART_NO_SIG + MONGOOSE_BUT => ID of mongoose */
 105 #endif
 106
 107 #define PRODUCT_ID_ADD 0x0002   /*  Address of product ID */
 108
 109 /*  Mask to find out the types of  registers */
 110 #define REG_TYPE_MASK 0x001F
 111
 112 /*  Eeprom Commands */
 113 #define ERSE_WR_ENBL 0x00F0
 114 #define ERSE_WR_DISABLE 0x0000
 115
 116 /*  Defines Control/Config register quintuplet numbers */
 117 #define RX_BUF_CFG 0x0003
 118 #define RX_CONTROL 0x0005
 119 #define TX_CFG 0x0007
 120 #define TX_COMMAND 0x0009
 121 #define BUF_CFG 0x000B
 122 #define LINE_CONTROL 0x0013
 123 #define SELF_CONTROL 0x0015
 124 #define BUS_CONTROL 0x0017
 125 #define TEST_CONTROL 0x0019
 126
 127 /*  Defines Status/Count registers quintuplet numbers */
 128 #define RX_EVENT 0x0004
 129 #define TX_EVENT 0x0008
 130 #define BUF_EVENT 0x000C
 131 #define RX_MISS_COUNT 0x0010
 132 #define TX_COL_COUNT 0x0012
 133 #define LINE_STATUS 0x0014
 134 #define SELF_STATUS 0x0016
 135 #define BUS_STATUS 0x0018
 136 #define TDR 0x001C
 137
 138 /* PP_RxCFG - Receive  Configuration and Interrupt Mask bit definition -  Read/write */
 139 #define SKIP_1 0x0040
 140 #define RX_STREAM_ENBL 0x0080
 141 #define RX_OK_ENBL 0x0100
 142 #define RX_DMA_ONLY 0x0200
 143 #define AUTO_RX_DMA 0x0400
 144 #define BUFFER_CRC 0x0800
 145 #define RX_CRC_ERROR_ENBL 0x1000
 146 #define RX_RUNT_ENBL 0x2000
 147 #define RX_EXTRA_DATA_ENBL 0x4000
 148
 149 /* PP_RxCTL - Receive Control bit definition - Read/write */
 150 #define RX_IA_HASH_ACCEPT 0x0040
 151 #define RX_PROM_ACCEPT 0x0080
 152 #define RX_OK_ACCEPT 0x0100
 153 #define RX_MULTCAST_ACCEPT 0x0200
 154 #define RX_IA_ACCEPT 0x0400
 155 #define RX_BROADCAST_ACCEPT 0x0800
 156 #define RX_BAD_CRC_ACCEPT 0x1000
 157 #define RX_RUNT_ACCEPT 0x2000
 158 #define RX_EXTRA_DATA_ACCEPT 0x4000
 159 #define RX_ALL_ACCEPT (RX_PROM_ACCEPT|RX_BAD_CRC_ACCEPT|RX_RUNT_ACCEPT|RX_EXTRA_DATA_ACCEPT)
 160 /*  Default receive mode - individually addressed, broadcast, and error free */
 161 #define DEF_RX_ACCEPT (RX_IA_ACCEPT | RX_BROADCAST_ACCEPT | RX_OK_ACCEPT)
 162
 163 /* PP_TxCFG - Transmit Configuration Interrupt Mask bit definition - Read/write */
 164 #define TX_LOST_CRS_ENBL 0x0040
 165 #define TX_SQE_ERROR_ENBL 0x0080
 166 #define TX_OK_ENBL 0x0100
 167 #define TX_LATE_COL_ENBL 0x0200
 168 #define TX_JBR_ENBL 0x0400
 169 #define TX_ANY_COL_ENBL 0x0800
 170 #define TX_16_COL_ENBL 0x8000
 171
 172 /* PP_TxCMD - Transmit Command bit definition - Read-only */
 173 #define TX_START_4_BYTES 0x0000
 174 #define TX_START_64_BYTES 0x0040
 175 #define TX_START_128_BYTES 0x0080
 176 #define TX_START_ALL_BYTES 0x00C0
 177 #define TX_FORCE 0x0100
 178 #define TX_ONE_COL 0x0200
 179 #define TX_TWO_PART_DEFF_DISABLE 0x0400
 180 #define TX_NO_CRC 0x1000
 181 #define TX_RUNT 0x2000
 182
 183 /* PP_BufCFG - Buffer Configuration Interrupt Mask bit definition - Read/write */
 184 #define GENERATE_SW_INTERRUPT 0x0040
 185 #define RX_DMA_ENBL 0x0080
 186 #define READY_FOR_TX_ENBL 0x0100
 187 #define TX_UNDERRUN_ENBL 0x0200
 188 #define RX_MISS_ENBL 0x0400
 189 #define RX_128_BYTE_ENBL 0x0800
 190 #define TX_COL_COUNT_OVRFLOW_ENBL 0x1000
 191 #define RX_MISS_COUNT_OVRFLOW_ENBL 0x2000
 192 #define RX_DEST_MATCH_ENBL 0x8000
 193
 194 /* PP_LineCTL - Line Control bit definition - Read/write */
 195 #define SERIAL_RX_ON 0x0040
 196 #define SERIAL_TX_ON 0x0080
 197 #define AUI_ONLY 0x0100
 198 #define AUTO_AUI_10BASET 0x0200
 199 #define MODIFIED_BACKOFF 0x0800
 200 #define NO_AUTO_POLARITY 0x1000
 201 #define TWO_PART_DEFDIS 0x2000
 202 #define LOW_RX_SQUELCH 0x4000
 203
 204 /* PP_SelfCTL - Software Self Control bit definition - Read/write */
 205 #define POWER_ON_RESET 0x0040
 206 #define SW_STOP 0x0100
 207 #define SLEEP_ON 0x0200
 208 #define AUTO_WAKEUP 0x0400
 209 #define HCB0_ENBL 0x1000
 210 #define HCB1_ENBL 0x2000
 211 #define HCB0 0x4000
 212 #define HCB1 0x8000
 213
 214 /* PP_BusCTL - ISA Bus Control bit definition - Read/write */
 215 #define RESET_RX_DMA 0x0040
 216 #define MEMORY_ON 0x0400
 217 #define DMA_BURST_MODE 0x0800
 218 #define IO_CHANNEL_READY_ON 0x1000
 219 #define RX_DMA_SIZE_64K 0x2000
 220 #define ENABLE_IRQ 0x8000
 221
 222 /* PP_TestCTL - Test Control bit definition - Read/write */
 223 #define LINK_OFF 0x0080
 224 #define ENDEC_LOOPBACK 0x0200
 225 #define AUI_LOOPBACK 0x0400
 226 #define BACKOFF_OFF 0x0800
 227 #define FDX_8900 0x4000
 228 #define FAST_TEST 0x8000
 229
 230 /* PP_RxEvent - Receive Event Bit definition - Read-only */
 231 #define RX_IA_HASHED 0x0040
 232 #define RX_DRIBBLE 0x0080
 233 #define RX_OK 0x0100
 234 #define RX_HASHED 0x0200
 235 #define RX_IA 0x0400
 236 #define RX_BROADCAST 0x0800
 237 #define RX_CRC_ERROR 0x1000
 238 #define RX_RUNT 0x2000
 239 #define RX_EXTRA_DATA 0x4000
 240
 241 #define HASH_INDEX_MASK 0x0FC00
 242
 243 /* PP_TxEvent - Transmit Event Bit definition - Read-only */
 244 #define TX_LOST_CRS 0x0040
 245 #define TX_SQE_ERROR 0x0080
 246 #define TX_OK 0x0100
 247 #define TX_LATE_COL 0x0200
 248 #define TX_JBR 0x0400
 249 #define TX_16_COL 0x8000
 250 #define TX_SEND_OK_BITS (TX_OK|TX_LOST_CRS)
 251 #define TX_COL_COUNT_MASK 0x7800
 252
 253 /* PP_BufEvent - Buffer Event Bit definition - Read-only */
 254 #define SW_INTERRUPT 0x0040
 255 #define RX_DMA 0x0080
 256 #define READY_FOR_TX 0x0100
 257 #define TX_UNDERRUN 0x0200
 258 #define RX_MISS 0x0400
 259 #define RX_128_BYTE 0x0800
 260 #define TX_COL_OVRFLW 0x1000
 261 #define RX_MISS_OVRFLW 0x2000
 262 #define RX_DEST_MATCH 0x8000
 263
 264 /* PP_LineST - Ethernet Line Status bit definition - Read-only */
 265 #define LINK_OK 0x0080
 266 #define AUI_ON 0x0100
 267 #define TENBASET_ON 0x0200
 268 #define POLARITY_OK 0x1000
 269 #define CRS_OK 0x4000
 270
 271 /* PP_SelfST - Chip Software Status bit definition */
 272 #define ACTIVE_33V 0x0040
 273 #define INIT_DONE 0x0080
 274 #define SI_BUSY 0x0100
 275 #define EEPROM_PRESENT 0x0200
 276 #define EEPROM_OK 0x0400
 277 #define EL_PRESENT 0x0800
 278 #define EE_SIZE_64 0x1000
 279
 280 /* PP_BusST - ISA Bus Status bit definition */
 281 #define TX_BID_ERROR 0x0080
 282 #define READY_FOR_TX_NOW 0x0100
 283
 284 /* PP_AutoNegCTL - Auto Negotiation Control bit definition */
 285 #define RE_NEG_NOW 0x0040
 286 #define ALLOW_FDX 0x0080
 287 #define AUTO_NEG_ENABLE 0x0100
 288 #define NLP_ENABLE 0x0200
 289 #define FORCE_FDX 0x8000
 290 #define AUTO_NEG_BITS (FORCE_FDX|NLP_ENABLE|AUTO_NEG_ENABLE)
 291 #define AUTO_NEG_MASK (FORCE_FDX|NLP_ENABLE|AUTO_NEG_ENABLE|ALLOW_FDX|RE_NEG_NOW)
 292
 293 /* PP_AutoNegST - Auto Negotiation Status bit definition */
 294 #define AUTO_NEG_BUSY 0x0080
 295 #define FLP_LINK 0x0100
 296 #define FLP_LINK_GOOD 0x0800
 297 #define LINK_FAULT 0x1000
 298 #define HDX_ACTIVE 0x4000
 299 #define FDX_ACTIVE 0x8000
 300
 301 /*  The following block defines the ISQ event types */
 302 #define ISQ_RECEIVER_EVENT 0x04
 303 #define ISQ_TRANSMITTER_EVENT 0x08
 304 #define ISQ_BUFFER_EVENT 0x0c
 305 #define ISQ_RX_MISS_EVENT 0x10
 306 #define ISQ_TX_COL_EVENT 0x12
 307
 308 #define ISQ_EVENT_MASK 0x003F   /*  ISQ mask to find out type of event */
 309 #define ISQ_HIST 16             /*  small history buffer */
 310 #define AUTOINCREMENT 0x8000    /*  Bit mask to set bit-15 for autoincrement */
 311
 312 #define TXRXBUFSIZE 0x0600
 313 #define RXDMABUFSIZE 0x8000
 314 #define RXDMASIZE 0x4000
 315 #define TXRX_LENGTH_MASK 0x07FF
 316
 317 /*  rx options bits */
 318 #define RCV_WITH_RXON   1       /*  Set SerRx ON */
 319 #define RCV_COUNTS      2       /*  Use Framecnt1 */
 320 #define RCV_PONG        4       /*  Pong respondent */
 321 #define RCV_DONG        8       /*  Dong operation */
 322 #define RCV_POLLING     0x10    /*  Poll RxEvent */
 323 #define RCV_ISQ         0x20    /*  Use ISQ, int */
 324 #define RCV_AUTO_DMA    0x100   /*  Set AutoRxDMAE */
 325 #define RCV_DMA         0x200   /*  Set RxDMA only */
 326 #define RCV_DMA_ALL     0x400   /*  Copy all DMA'ed */
 327 #define RCV_FIXED_DATA  0x800   /*  Every frame same */
 328 #define RCV_IO          0x1000  /*  Use ISA IO only */
 329 #define RCV_MEMORY      0x2000  /*  Use ISA Memory */
 330
 331 #define RAM_SIZE        0x1000       /*  The card has 4k bytes or RAM */
 332 #define PKT_START PP_TxFrame  /*  Start of packet RAM */
 333
 334 #define RX_FRAME_PORT   CS89x0_PORT(0x0000)
 335 #define TX_FRAME_PORT RX_FRAME_PORT
 336 #define TX_CMD_PORT     CS89x0_PORT(0x0004)
 337 #define TX_NOW          0x0000       /*  Tx packet after   5 bytes copied */
 338 #define TX_AFTER_381    0x0040       /*  Tx packet after 381 bytes copied */
 339 #define TX_AFTER_ALL    0x00c0       /*  Tx packet after all bytes copied */
 340 #define TX_LEN_PORT     CS89x0_PORT(0x0006)
 341 #define ISQ_PORT        CS89x0_PORT(0x0008)
 342 #define ADD_PORT        CS89x0_PORT(0x000A)
 343 #define DATA_PORT       CS89x0_PORT(0x000C)
 344
 345 #define EEPROM_WRITE_EN         0x00F0
 346 #define EEPROM_WRITE_DIS        0x0000
 347 #define EEPROM_WRITE_CMD        0x0100
 348 #define EEPROM_READ_CMD         0x0200
 349
 350 /*  Receive Header */
 351 /*  Description of header of each packet in receive area of memory */
 352 #define RBUF_EVENT_LOW  0   /*  Low byte of RxEvent - status of received frame */
 353 #define RBUF_EVENT_HIGH 1   /*  High byte of RxEvent - status of received frame */
 354 #define RBUF_LEN_LOW    2   /*  Length of received data - low byte */
 355 #define RBUF_LEN_HI     3   /*  Length of received data - high byte */
 356 #define RBUF_HEAD_LEN   4   /*  Length of this header */
 357
 358 #define CHIP_READ 0x1   /*  Used to mark state of the repins code (chip or dma) */
 359 #define DMA_READ 0x2   /*  Used to mark state of the repins code (chip or dma) */
 360
 361 /*  for bios scan */
 362 /*  */
 363 #ifdef CSDEBUG
 364 /*  use these values for debugging bios scan */
 365 #define BIOS_START_SEG 0x00000
 366 #define BIOS_OFFSET_INC 0x0010
 367 #else
 368 #define BIOS_START_SEG 0x0c000
 369 #define BIOS_OFFSET_INC 0x0200
 370 #endif
 371
 372 #define BIOS_LAST_OFFSET 0x0fc00
 373
 374 /*  Byte offsets into the EEPROM configuration buffer */
 375 #define ISA_CNF_OFFSET 0x6
 376 #define TX_CTL_OFFSET (ISA_CNF_OFFSET + 8)                      /*  8900 eeprom */
 377 #define AUTO_NEG_CNF_OFFSET (ISA_CNF_OFFSET + 8)                /*  8920 eeprom */
 378
 379   /*  the assumption here is that the bits in the eeprom are generally  */
 380   /*  in the same position as those in the autonegctl register. */
 381   /*  Of course the IMM bit is not in that register so it must be  */
 382   /*  masked out */
 383 #define EE_FORCE_FDX  0x8000
 384 #define EE_NLP_ENABLE 0x0200
 385 #define EE_AUTO_NEG_ENABLE 0x0100
 386 #define EE_ALLOW_FDX 0x0080
 387 #define EE_AUTO_NEG_CNF_MASK (EE_FORCE_FDX|EE_NLP_ENABLE|EE_AUTO_NEG_ENABLE|EE_ALLOW_FDX)
 388
 389 #define IMM_BIT 0x0040          /*  ignore missing media         */
 390
 391 #define ADAPTER_CNF_OFFSET (AUTO_NEG_CNF_OFFSET + 2)
 392 #define A_CNF_10B_T 0x0001
 393 #define A_CNF_AUI 0x0002
 394 #define A_CNF_10B_2 0x0004
 395 #define A_CNF_MEDIA_TYPE 0x0070
 396 #define A_CNF_MEDIA_AUTO 0x0070
 397 #define A_CNF_MEDIA_10B_T 0x0020
 398 #define A_CNF_MEDIA_AUI 0x0040
 399 #define A_CNF_MEDIA_10B_2 0x0010
 400 #define A_CNF_DC_DC_POLARITY 0x0080
 401 #define A_CNF_NO_AUTO_POLARITY 0x2000
 402 #define A_CNF_LOW_RX_SQUELCH 0x4000
 403 #define A_CNF_EXTND_10B_2 0x8000
 404
 405 #define PACKET_PAGE_OFFSET 0x8
 406
 407 /*  Bit definitions for the ISA configuration word from the EEPROM */
 408 #define INT_NO_MASK 0x000F
 409 #define DMA_NO_MASK 0x0070
 410 #define ISA_DMA_SIZE 0x0200
 411 #define ISA_AUTO_RxDMA 0x0400
 412 #define ISA_RxDMA 0x0800
 413 #define DMA_BURST 0x1000
 414 #define STREAM_TRANSFER 0x2000
 415 #define ANY_ISA_DMA (ISA_AUTO_RxDMA | ISA_RxDMA)
 416
 417 /*  DMA controller registers */
 418 #define DMA_BASE 0x00     /*  DMA controller base */
 419 #define DMA_BASE_2 0x0C0    /*  DMA controller base */
 420
 421 #define DMA_STAT 0x0D0    /*  DMA controller status register */
 422 #define DMA_MASK 0x0D4    /*  DMA controller mask register */
 423 #define DMA_MODE 0x0D6    /*  DMA controller mode register */
 424 #define DMA_RESETFF 0x0D8    /*  DMA controller first/last flip flop */
 425
 426 /*  DMA data */
 427 #define DMA_DISABLE 0x04     /*  Disable channel n */
 428 #define DMA_ENABLE 0x00     /*  Enable channel n */
 429 /*  Demand transfers, incr. address, auto init, writes, ch. n */
 430 #define DMA_RX_MODE 0x14
 431 /*  Demand transfers, incr. address, auto init, reads, ch. n */
 432 #define DMA_TX_MODE 0x18
 433
 434 #define DMA_SIZE (16*1024) /*  Size of dma buffer - 16k */
 435
 436 #define CS8900 0x0000
 437 #define CS8920 0x4000
 438 #define CS8920M 0x6000
 439 #define REVISON_BITS 0x1F00
 440 #define EEVER_NUMBER 0x12
 441 #define CHKSUM_LEN 0x14
 442 #define CHKSUM_VAL 0x0000
 443 #define START_EEPROM_DATA 0x001c /*  Offset into eeprom for start of data */
 444 #define IRQ_MAP_EEPROM_DATA 0x0046 /*  Offset into eeprom for the IRQ map */
 445 #define IRQ_MAP_LEN 0x0004 /*  No of bytes to read for the IRQ map */
 446 #define PNP_IRQ_FRMT 0x0022 /*  PNP small item IRQ format */
 447 #ifdef CONFIG_SH_HICOSH4
 448 #define CS8900_IRQ_MAP 0x0002 /* HiCO-SH4 board has its IRQ on #1 */
 449 #else
 450 #define CS8900_IRQ_MAP 0x1c20 /*  This IRQ map is fixed */
 451 #endif
 452
 453 #define CS8920_NO_INTS 0x0F   /*  Max CS8920 interrupt select # */
 454
 455 #define PNP_ADD_PORT 0x0279
 456 #define PNP_WRITE_PORT 0x0A79
 457
 458 #define GET_PNP_ISA_STRUCT 0x40
 459 #define PNP_ISA_STRUCT_LEN 0x06
 460 #define PNP_CSN_CNT_OFF 0x01
 461 #define PNP_RD_PORT_OFF 0x02
 462 #define PNP_FUNCTION_OK 0x00
 463 #define PNP_WAKE 0x03
 464 #define PNP_RSRC_DATA 0x04
 465 #define PNP_RSRC_READY 0x01
 466 #define PNP_STATUS 0x05
 467 #define PNP_ACTIVATE 0x30
 468 #define PNP_CNF_IO_H 0x60
 469 #define PNP_CNF_IO_L 0x61
 470 #define PNP_CNF_INT 0x70
 471 #define PNP_CNF_DMA 0x74
 472 #define PNP_CNF_MEM 0x48
 473
 474 #define BIT0 1
 475 #define BIT15 0x8000
 476