verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue1454 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

synth_analyze dummy_top
grep -q dummy_sub_inst syn_dummy_top.vhdl

clean

echo "Test successful"