verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue2025 / wb_standard_formal_psl.vhd

ENTITY wb_standard_formal IS
END ENTITY;

ARCHITECTURE psl of wb_standard_formal IS
BEGIN
    gen_test: IF (true) GENERATE
    END GENERATE;
END ARCHITECTURE;