verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue2125 / testsuite.sh

#! /bin/sh

. ../../testenv.sh


GHDL_SYNTH_FLAGS=--latches

synth_tb afed

echo "Test successful"