verilog: add sv_maps iterators

[ghdl-vlg.git] / testsuite / synth / issue945 / testsuite.sh

#! /bin/sh

. ../../testenv.sh

synth ent.vhdl -e ent > syn_ent.vhdl
clean

echo "Test successful"