4 * Copyright (C) 2009 Renesas Solutions Corp.
6 * Kuninori Morimoto <morimoto.kuninori@renesas.com>
8 * Based on SH7723 Setup
9 * Copyright (C) 2008 Paul Mundt
11 * This file is subject to the terms and conditions of the GNU General Public
12 * License. See the file "COPYING" in the main directory of this archive
15 #include <linux/platform_device.h>
16 #include <linux/init.h>
17 #include <linux/serial.h>
19 #include <linux/serial_sci.h>
20 #include <linux/uio_driver.h>
21 #include <linux/sh_timer.h>
23 #include <asm/clock.h>
24 #include <asm/mmzone.h>
25 #include <cpu/sh7724.h>
28 static struct plat_sci_port sci_platform_data
[] = {
30 .mapbase
= 0xffe00000,
31 .flags
= UPF_BOOT_AUTOCONF
,
33 .irqs
= { 80, 80, 80, 80 },
36 .mapbase
= 0xffe10000,
37 .flags
= UPF_BOOT_AUTOCONF
,
39 .irqs
= { 81, 81, 81, 81 },
42 .mapbase
= 0xffe20000,
43 .flags
= UPF_BOOT_AUTOCONF
,
45 .irqs
= { 82, 82, 82, 82 },
48 .mapbase
= 0xa4e30000,
49 .flags
= UPF_BOOT_AUTOCONF
,
51 .irqs
= { 56, 56, 56, 56 },
54 .mapbase
= 0xa4e40000,
55 .flags
= UPF_BOOT_AUTOCONF
,
57 .irqs
= { 88, 88, 88, 88 },
60 .mapbase
= 0xa4e50000,
61 .flags
= UPF_BOOT_AUTOCONF
,
63 .irqs
= { 109, 109, 109, 109 },
70 static struct platform_device sci_device
= {
74 .platform_data
= sci_platform_data
,
79 static struct resource rtc_resources
[] = {
82 .end
= 0xa465fec0 + 0x58 - 1,
83 .flags
= IORESOURCE_IO
,
88 .flags
= IORESOURCE_IRQ
,
93 .flags
= IORESOURCE_IRQ
,
98 .flags
= IORESOURCE_IRQ
,
102 static struct platform_device rtc_device
= {
105 .num_resources
= ARRAY_SIZE(rtc_resources
),
106 .resource
= rtc_resources
,
108 .hwblk_id
= HWBLK_RTC
,
113 static struct resource iic0_resources
[] = {
117 .end
= 0x04470018 - 1,
118 .flags
= IORESOURCE_MEM
,
123 .flags
= IORESOURCE_IRQ
,
127 static struct platform_device iic0_device
= {
128 .name
= "i2c-sh_mobile",
129 .id
= 0, /* "i2c0" clock */
130 .num_resources
= ARRAY_SIZE(iic0_resources
),
131 .resource
= iic0_resources
,
133 .hwblk_id
= HWBLK_IIC0
,
138 static struct resource iic1_resources
[] = {
142 .end
= 0x04750018 - 1,
143 .flags
= IORESOURCE_MEM
,
148 .flags
= IORESOURCE_IRQ
,
152 static struct platform_device iic1_device
= {
153 .name
= "i2c-sh_mobile",
154 .id
= 1, /* "i2c1" clock */
155 .num_resources
= ARRAY_SIZE(iic1_resources
),
156 .resource
= iic1_resources
,
158 .hwblk_id
= HWBLK_IIC1
,
163 static struct uio_info vpu_platform_data
= {
169 static struct resource vpu_resources
[] = {
174 .flags
= IORESOURCE_MEM
,
177 /* place holder for contiguous memory */
181 static struct platform_device vpu_device
= {
182 .name
= "uio_pdrv_genirq",
185 .platform_data
= &vpu_platform_data
,
187 .resource
= vpu_resources
,
188 .num_resources
= ARRAY_SIZE(vpu_resources
),
190 .hwblk_id
= HWBLK_VPU
,
195 static struct uio_info veu0_platform_data
= {
201 static struct resource veu0_resources
[] = {
205 .end
= 0xfe9200cb - 1,
206 .flags
= IORESOURCE_MEM
,
209 /* place holder for contiguous memory */
213 static struct platform_device veu0_device
= {
214 .name
= "uio_pdrv_genirq",
217 .platform_data
= &veu0_platform_data
,
219 .resource
= veu0_resources
,
220 .num_resources
= ARRAY_SIZE(veu0_resources
),
222 .hwblk_id
= HWBLK_VEU0
,
227 static struct uio_info veu1_platform_data
= {
233 static struct resource veu1_resources
[] = {
237 .end
= 0xfe9240cb - 1,
238 .flags
= IORESOURCE_MEM
,
241 /* place holder for contiguous memory */
245 static struct platform_device veu1_device
= {
246 .name
= "uio_pdrv_genirq",
249 .platform_data
= &veu1_platform_data
,
251 .resource
= veu1_resources
,
252 .num_resources
= ARRAY_SIZE(veu1_resources
),
254 .hwblk_id
= HWBLK_VEU1
,
258 static struct sh_timer_config cmt_platform_data
= {
260 .channel_offset
= 0x60,
263 .clockevent_rating
= 125,
264 .clocksource_rating
= 200,
267 static struct resource cmt_resources
[] = {
272 .flags
= IORESOURCE_MEM
,
276 .flags
= IORESOURCE_IRQ
,
280 static struct platform_device cmt_device
= {
284 .platform_data
= &cmt_platform_data
,
286 .resource
= cmt_resources
,
287 .num_resources
= ARRAY_SIZE(cmt_resources
),
289 .hwblk_id
= HWBLK_CMT
,
293 static struct sh_timer_config tmu0_platform_data
= {
295 .channel_offset
= 0x04,
298 .clockevent_rating
= 200,
301 static struct resource tmu0_resources
[] = {
306 .flags
= IORESOURCE_MEM
,
310 .flags
= IORESOURCE_IRQ
,
314 static struct platform_device tmu0_device
= {
318 .platform_data
= &tmu0_platform_data
,
320 .resource
= tmu0_resources
,
321 .num_resources
= ARRAY_SIZE(tmu0_resources
),
323 .hwblk_id
= HWBLK_TMU0
,
327 static struct sh_timer_config tmu1_platform_data
= {
329 .channel_offset
= 0x10,
332 .clocksource_rating
= 200,
335 static struct resource tmu1_resources
[] = {
340 .flags
= IORESOURCE_MEM
,
344 .flags
= IORESOURCE_IRQ
,
348 static struct platform_device tmu1_device
= {
352 .platform_data
= &tmu1_platform_data
,
354 .resource
= tmu1_resources
,
355 .num_resources
= ARRAY_SIZE(tmu1_resources
),
357 .hwblk_id
= HWBLK_TMU0
,
361 static struct sh_timer_config tmu2_platform_data
= {
363 .channel_offset
= 0x1c,
368 static struct resource tmu2_resources
[] = {
373 .flags
= IORESOURCE_MEM
,
377 .flags
= IORESOURCE_IRQ
,
381 static struct platform_device tmu2_device
= {
385 .platform_data
= &tmu2_platform_data
,
387 .resource
= tmu2_resources
,
388 .num_resources
= ARRAY_SIZE(tmu2_resources
),
390 .hwblk_id
= HWBLK_TMU0
,
395 static struct sh_timer_config tmu3_platform_data
= {
397 .channel_offset
= 0x04,
402 static struct resource tmu3_resources
[] = {
407 .flags
= IORESOURCE_MEM
,
411 .flags
= IORESOURCE_IRQ
,
415 static struct platform_device tmu3_device
= {
419 .platform_data
= &tmu3_platform_data
,
421 .resource
= tmu3_resources
,
422 .num_resources
= ARRAY_SIZE(tmu3_resources
),
424 .hwblk_id
= HWBLK_TMU1
,
428 static struct sh_timer_config tmu4_platform_data
= {
430 .channel_offset
= 0x10,
435 static struct resource tmu4_resources
[] = {
440 .flags
= IORESOURCE_MEM
,
444 .flags
= IORESOURCE_IRQ
,
448 static struct platform_device tmu4_device
= {
452 .platform_data
= &tmu4_platform_data
,
454 .resource
= tmu4_resources
,
455 .num_resources
= ARRAY_SIZE(tmu4_resources
),
457 .hwblk_id
= HWBLK_TMU1
,
461 static struct sh_timer_config tmu5_platform_data
= {
463 .channel_offset
= 0x1c,
468 static struct resource tmu5_resources
[] = {
473 .flags
= IORESOURCE_MEM
,
477 .flags
= IORESOURCE_IRQ
,
481 static struct platform_device tmu5_device
= {
485 .platform_data
= &tmu5_platform_data
,
487 .resource
= tmu5_resources
,
488 .num_resources
= ARRAY_SIZE(tmu5_resources
),
490 .hwblk_id
= HWBLK_TMU1
,
495 static struct uio_info jpu_platform_data
= {
501 static struct resource jpu_resources
[] = {
506 .flags
= IORESOURCE_MEM
,
509 /* place holder for contiguous memory */
513 static struct platform_device jpu_device
= {
514 .name
= "uio_pdrv_genirq",
517 .platform_data
= &jpu_platform_data
,
519 .resource
= jpu_resources
,
520 .num_resources
= ARRAY_SIZE(jpu_resources
),
522 .hwblk_id
= HWBLK_JPU
,
526 static struct platform_device
*sh7724_devices
[] __initdata
= {
544 static int __init
sh7724_devices_setup(void)
546 platform_resource_setup_memory(&vpu_device
, "vpu", 2 << 20);
547 platform_resource_setup_memory(&veu0_device
, "veu0", 2 << 20);
548 platform_resource_setup_memory(&veu1_device
, "veu1", 2 << 20);
549 platform_resource_setup_memory(&jpu_device
, "jpu", 2 << 20);
551 return platform_add_devices(sh7724_devices
,
552 ARRAY_SIZE(sh7724_devices
));
554 arch_initcall(sh7724_devices_setup
);
556 static struct platform_device
*sh7724_early_devices
[] __initdata
= {
566 void __init
plat_early_device_setup(void)
568 early_platform_add_devices(sh7724_early_devices
,
569 ARRAY_SIZE(sh7724_early_devices
));
572 #define RAMCR_CACHE_L2FC 0x0002
573 #define RAMCR_CACHE_L2E 0x0001
574 #define L2_CACHE_ENABLE (RAMCR_CACHE_L2E|RAMCR_CACHE_L2FC)
575 void __uses_jump_to_uncached
l2_cache_init(void)
577 /* Enable L2 cache */
578 ctrl_outl(L2_CACHE_ENABLE
, RAMCR
);
584 /* interrupt sources */
585 IRQ0
, IRQ1
, IRQ2
, IRQ3
, IRQ4
, IRQ5
, IRQ6
, IRQ7
,
587 DMAC1A_DEI0
, DMAC1A_DEI1
, DMAC1A_DEI2
, DMAC1A_DEI3
,
588 _2DG_TRI
, _2DG_INI
, _2DG_CEI
,
589 DMAC0A_DEI0
, DMAC0A_DEI1
, DMAC0A_DEI2
, DMAC0A_DEI3
,
590 VIO_CEU0
, VIO_BEU0
, VIO_VEU1
, VIO_VOU
,
598 RTC_ATI
, RTC_PRI
, RTC_CUI
,
599 DMAC1B_DEI4
, DMAC1B_DEI5
, DMAC1B_DADERR
,
600 DMAC0B_DEI4
, DMAC0B_DEI5
, DMAC0B_DADERR
,
602 SCIF_SCIF0
, SCIF_SCIF1
, SCIF_SCIF2
,
604 MSIOF_MSIOFI0
, MSIOF_MSIOFI1
,
605 SPU_SPUI0
, SPU_SPUI1
,
609 I2C1_ALI
, I2C1_TACKI
, I2C1_WAITI
, I2C1_DTEI
,
610 I2C0_ALI
, I2C0_TACKI
, I2C0_WAITI
, I2C0_DTEI
,
611 SDHI0_SDHII0
, SDHI0_SDHII1
, SDHI0_SDHII2
, SDHI0_SDHII3
,
616 TMU0_TUNI0
, TMU0_TUNI1
, TMU0_TUNI2
,
618 SDHI1_SDHII0
, SDHI1_SDHII1
, SDHI1_SDHII2
,
621 MMC_MMC2I
, MMC_MMC3I
,
623 TMU1_TUNI0
, TMU1_TUNI1
, TMU1_TUNI2
,
625 /* interrupt groups */
626 DMAC1A
, _2DG
, DMAC0A
, VIO
, USB
, RTC
,
627 DMAC1B
, DMAC0B
, I2C0
, I2C1
, SDHI0
, SDHI1
, SPU
, MMCIF
,
630 static struct intc_vect vectors
[] __initdata
= {
631 INTC_VECT(IRQ0
, 0x600), INTC_VECT(IRQ1
, 0x620),
632 INTC_VECT(IRQ2
, 0x640), INTC_VECT(IRQ3
, 0x660),
633 INTC_VECT(IRQ4
, 0x680), INTC_VECT(IRQ5
, 0x6a0),
634 INTC_VECT(IRQ6
, 0x6c0), INTC_VECT(IRQ7
, 0x6e0),
636 INTC_VECT(DMAC1A_DEI0
, 0x700),
637 INTC_VECT(DMAC1A_DEI1
, 0x720),
638 INTC_VECT(DMAC1A_DEI2
, 0x740),
639 INTC_VECT(DMAC1A_DEI3
, 0x760),
641 INTC_VECT(_2DG_TRI
, 0x780),
642 INTC_VECT(_2DG_INI
, 0x7A0),
643 INTC_VECT(_2DG_CEI
, 0x7C0),
645 INTC_VECT(DMAC0A_DEI0
, 0x800),
646 INTC_VECT(DMAC0A_DEI1
, 0x820),
647 INTC_VECT(DMAC0A_DEI2
, 0x840),
648 INTC_VECT(DMAC0A_DEI3
, 0x860),
650 INTC_VECT(VIO_CEU0
, 0x880),
651 INTC_VECT(VIO_BEU0
, 0x8A0),
652 INTC_VECT(VIO_VEU1
, 0x8C0),
653 INTC_VECT(VIO_VOU
, 0x8E0),
655 INTC_VECT(SCIFA3
, 0x900),
656 INTC_VECT(VPU
, 0x980),
657 INTC_VECT(TPU
, 0x9A0),
658 INTC_VECT(CEU1
, 0x9E0),
659 INTC_VECT(BEU1
, 0xA00),
660 INTC_VECT(USB0
, 0xA20),
661 INTC_VECT(USB1
, 0xA40),
662 INTC_VECT(ATAPI
, 0xA60),
664 INTC_VECT(RTC_ATI
, 0xA80),
665 INTC_VECT(RTC_PRI
, 0xAA0),
666 INTC_VECT(RTC_CUI
, 0xAC0),
668 INTC_VECT(DMAC1B_DEI4
, 0xB00),
669 INTC_VECT(DMAC1B_DEI5
, 0xB20),
670 INTC_VECT(DMAC1B_DADERR
, 0xB40),
672 INTC_VECT(DMAC0B_DEI4
, 0xB80),
673 INTC_VECT(DMAC0B_DEI5
, 0xBA0),
674 INTC_VECT(DMAC0B_DADERR
, 0xBC0),
676 INTC_VECT(KEYSC
, 0xBE0),
677 INTC_VECT(SCIF_SCIF0
, 0xC00),
678 INTC_VECT(SCIF_SCIF1
, 0xC20),
679 INTC_VECT(SCIF_SCIF2
, 0xC40),
680 INTC_VECT(VEU0
, 0xC60),
681 INTC_VECT(MSIOF_MSIOFI0
, 0xC80),
682 INTC_VECT(MSIOF_MSIOFI1
, 0xCA0),
683 INTC_VECT(SPU_SPUI0
, 0xCC0),
684 INTC_VECT(SPU_SPUI1
, 0xCE0),
685 INTC_VECT(SCIFA4
, 0xD00),
687 INTC_VECT(ICB
, 0xD20),
688 INTC_VECT(ETHI
, 0xD60),
690 INTC_VECT(I2C1_ALI
, 0xD80),
691 INTC_VECT(I2C1_TACKI
, 0xDA0),
692 INTC_VECT(I2C1_WAITI
, 0xDC0),
693 INTC_VECT(I2C1_DTEI
, 0xDE0),
695 INTC_VECT(I2C0_ALI
, 0xE00),
696 INTC_VECT(I2C0_TACKI
, 0xE20),
697 INTC_VECT(I2C0_WAITI
, 0xE40),
698 INTC_VECT(I2C0_DTEI
, 0xE60),
700 INTC_VECT(SDHI0_SDHII0
, 0xE80),
701 INTC_VECT(SDHI0_SDHII1
, 0xEA0),
702 INTC_VECT(SDHI0_SDHII2
, 0xEC0),
703 INTC_VECT(SDHI0_SDHII3
, 0xEE0),
705 INTC_VECT(CMT
, 0xF00),
706 INTC_VECT(TSIF
, 0xF20),
707 INTC_VECT(FSI
, 0xF80),
708 INTC_VECT(SCIFA5
, 0xFA0),
710 INTC_VECT(TMU0_TUNI0
, 0x400),
711 INTC_VECT(TMU0_TUNI1
, 0x420),
712 INTC_VECT(TMU0_TUNI2
, 0x440),
714 INTC_VECT(IRDA
, 0x480),
716 INTC_VECT(SDHI1_SDHII0
, 0x4E0),
717 INTC_VECT(SDHI1_SDHII1
, 0x500),
718 INTC_VECT(SDHI1_SDHII2
, 0x520),
720 INTC_VECT(JPU
, 0x560),
721 INTC_VECT(_2DDMAC
, 0x4A0),
723 INTC_VECT(MMC_MMC2I
, 0x5A0),
724 INTC_VECT(MMC_MMC3I
, 0x5C0),
726 INTC_VECT(LCDC
, 0xF40),
728 INTC_VECT(TMU1_TUNI0
, 0x920),
729 INTC_VECT(TMU1_TUNI1
, 0x940),
730 INTC_VECT(TMU1_TUNI2
, 0x960),
733 static struct intc_group groups
[] __initdata
= {
734 INTC_GROUP(DMAC1A
, DMAC1A_DEI0
, DMAC1A_DEI1
, DMAC1A_DEI2
, DMAC1A_DEI3
),
735 INTC_GROUP(_2DG
, _2DG_TRI
, _2DG_INI
, _2DG_CEI
),
736 INTC_GROUP(DMAC0A
, DMAC0A_DEI0
, DMAC0A_DEI1
, DMAC0A_DEI2
, DMAC0A_DEI3
),
737 INTC_GROUP(VIO
, VIO_CEU0
, VIO_BEU0
, VIO_VEU1
, VIO_VOU
),
738 INTC_GROUP(USB
, USB0
, USB1
),
739 INTC_GROUP(RTC
, RTC_ATI
, RTC_PRI
, RTC_CUI
),
740 INTC_GROUP(DMAC1B
, DMAC1B_DEI4
, DMAC1B_DEI5
, DMAC1B_DADERR
),
741 INTC_GROUP(DMAC0B
, DMAC0B_DEI4
, DMAC0B_DEI5
, DMAC0B_DADERR
),
742 INTC_GROUP(I2C0
, I2C0_ALI
, I2C0_TACKI
, I2C0_WAITI
, I2C0_DTEI
),
743 INTC_GROUP(I2C1
, I2C1_ALI
, I2C1_TACKI
, I2C1_WAITI
, I2C1_DTEI
),
744 INTC_GROUP(SDHI0
, SDHI0_SDHII0
, SDHI0_SDHII1
, SDHI0_SDHII2
, SDHI0_SDHII3
),
745 INTC_GROUP(SDHI1
, SDHI1_SDHII0
, SDHI1_SDHII1
, SDHI1_SDHII2
),
746 INTC_GROUP(SPU
, SPU_SPUI0
, SPU_SPUI1
),
747 INTC_GROUP(MMCIF
, MMC_MMC2I
, MMC_MMC3I
),
750 static struct intc_mask_reg mask_registers
[] __initdata
= {
751 { 0xa4080080, 0xa40800c0, 8, /* IMR0 / IMCR0 */
752 { 0, TMU1_TUNI2
, TMU1_TUNI1
, TMU1_TUNI0
,
753 0, SDHI1_SDHII2
, SDHI1_SDHII1
, SDHI1_SDHII0
} },
754 { 0xa4080084, 0xa40800c4, 8, /* IMR1 / IMCR1 */
755 { VIO_VOU
, VIO_VEU1
, VIO_BEU0
, VIO_CEU0
,
756 DMAC0A_DEI3
, DMAC0A_DEI2
, DMAC0A_DEI1
, DMAC0A_DEI0
} },
757 { 0xa4080088, 0xa40800c8, 8, /* IMR2 / IMCR2 */
758 { 0, 0, 0, VPU
, ATAPI
, ETHI
, 0, SCIFA3
} },
759 { 0xa408008c, 0xa40800cc, 8, /* IMR3 / IMCR3 */
760 { DMAC1A_DEI3
, DMAC1A_DEI2
, DMAC1A_DEI1
, DMAC1A_DEI0
,
761 SPU_SPUI1
, SPU_SPUI0
, BEU1
, IRDA
} },
762 { 0xa4080090, 0xa40800d0, 8, /* IMR4 / IMCR4 */
763 { 0, TMU0_TUNI2
, TMU0_TUNI1
, TMU0_TUNI0
,
765 { 0xa4080094, 0xa40800d4, 8, /* IMR5 / IMCR5 */
766 { KEYSC
, DMAC0B_DADERR
, DMAC0B_DEI5
, DMAC0B_DEI4
,
767 VEU0
, SCIF_SCIF2
, SCIF_SCIF1
, SCIF_SCIF0
} },
768 { 0xa4080098, 0xa40800d8, 8, /* IMR6 / IMCR6 */
770 CEU1
, 0, MSIOF_MSIOFI1
, MSIOF_MSIOFI0
} },
771 { 0xa408009c, 0xa40800dc, 8, /* IMR7 / IMCR7 */
772 { I2C0_DTEI
, I2C0_WAITI
, I2C0_TACKI
, I2C0_ALI
,
773 I2C1_DTEI
, I2C1_WAITI
, I2C1_TACKI
, I2C1_ALI
} },
774 { 0xa40800a0, 0xa40800e0, 8, /* IMR8 / IMCR8 */
775 { SDHI0_SDHII3
, SDHI0_SDHII2
, SDHI0_SDHII1
, SDHI0_SDHII0
,
776 0, 0, SCIFA5
, FSI
} },
777 { 0xa40800a4, 0xa40800e4, 8, /* IMR9 / IMCR9 */
778 { 0, 0, 0, CMT
, 0, USB1
, USB0
, 0 } },
779 { 0xa40800a8, 0xa40800e8, 8, /* IMR10 / IMCR10 */
780 { 0, DMAC1B_DADERR
, DMAC1B_DEI5
, DMAC1B_DEI4
,
781 0, RTC_CUI
, RTC_PRI
, RTC_ATI
} },
782 { 0xa40800ac, 0xa40800ec, 8, /* IMR11 / IMCR11 */
783 { 0, _2DG_CEI
, _2DG_INI
, _2DG_TRI
,
785 { 0xa40800b0, 0xa40800f0, 8, /* IMR12 / IMCR12 */
786 { 0, 0, MMC_MMC3I
, MMC_MMC2I
, 0, 0, 0, _2DDMAC
} },
787 { 0xa4140044, 0xa4140064, 8, /* INTMSK00 / INTMSKCLR00 */
788 { IRQ0
, IRQ1
, IRQ2
, IRQ3
, IRQ4
, IRQ5
, IRQ6
, IRQ7
} },
791 static struct intc_prio_reg prio_registers
[] __initdata
= {
792 { 0xa4080000, 0, 16, 4, /* IPRA */ { TMU0_TUNI0
, TMU0_TUNI1
,
793 TMU0_TUNI2
, IRDA
} },
794 { 0xa4080004, 0, 16, 4, /* IPRB */ { JPU
, LCDC
, DMAC1A
, BEU1
} },
795 { 0xa4080008, 0, 16, 4, /* IPRC */ { TMU1_TUNI0
, TMU1_TUNI1
,
797 { 0xa408000c, 0, 16, 4, /* IPRD */ { 0, MMCIF
, 0, ATAPI
} },
798 { 0xa4080010, 0, 16, 4, /* IPRE */ { DMAC0A
, VIO
, SCIFA3
, VPU
} },
799 { 0xa4080014, 0, 16, 4, /* IPRF */ { KEYSC
, DMAC0B
, USB
, CMT
} },
800 { 0xa4080018, 0, 16, 4, /* IPRG */ { SCIF_SCIF0
, SCIF_SCIF1
,
801 SCIF_SCIF2
, VEU0
} },
802 { 0xa408001c, 0, 16, 4, /* IPRH */ { MSIOF_MSIOFI0
, MSIOF_MSIOFI1
,
804 { 0xa4080020, 0, 16, 4, /* IPRI */ { SCIFA4
, ICB
, TSIF
, _2DG
} },
805 { 0xa4080024, 0, 16, 4, /* IPRJ */ { CEU1
, ETHI
, FSI
, SDHI1
} },
806 { 0xa4080028, 0, 16, 4, /* IPRK */ { RTC
, DMAC1B
, 0, SDHI0
} },
807 { 0xa408002c, 0, 16, 4, /* IPRL */ { SCIFA5
, 0, TPU
, _2DDMAC
} },
808 { 0xa4140010, 0, 32, 4, /* INTPRI00 */
809 { IRQ0
, IRQ1
, IRQ2
, IRQ3
, IRQ4
, IRQ5
, IRQ6
, IRQ7
} },
812 static struct intc_sense_reg sense_registers
[] __initdata
= {
813 { 0xa414001c, 16, 2, /* ICR1 */
814 { IRQ0
, IRQ1
, IRQ2
, IRQ3
, IRQ4
, IRQ5
, IRQ6
, IRQ7
} },
817 static struct intc_mask_reg ack_registers
[] __initdata
= {
818 { 0xa4140024, 0, 8, /* INTREQ00 */
819 { IRQ0
, IRQ1
, IRQ2
, IRQ3
, IRQ4
, IRQ5
, IRQ6
, IRQ7
} },
822 static DECLARE_INTC_DESC_ACK(intc_desc
, "sh7724", vectors
, groups
,
823 mask_registers
, prio_registers
, sense_registers
,
826 void __init
plat_irq_setup(void)
828 register_intc_controller(&intc_desc
);