?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Lynx framebuffers multidomain implementation.
[linux/elbrus.git] / arch / arm / mach-davinci / dm355.c
blob4668c0e197670123aea18a95a61a4cc78e796884
1 /*
2 * TI DaVinci DM355 chip specific setup
3 *
4 * Author: Kevin Hilman, Deep Root Systems, LLC
5 *
6 * 2007 (c) Deep Root Systems, LLC. This file is licensed under
7 * the terms of the GNU General Public License version 2. This program
8 * is licensed "as is" without any warranty of any kind, whether express
9 * or implied.
10 */
11 #include <linux/init.h>
12 #include <linux/clk.h>
13 #include <linux/serial_8250.h>
14 #include <linux/platform_device.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/spi/spi.h>
17 #include <linux/platform_data/edma.h>
18 #include <linux/platform_data/gpio-davinci.h>
19 #include <linux/platform_data/spi-davinci.h>
20
21 #include <asm/mach/map.h>
22
23 #include <mach/cputype.h>
24 #include <mach/psc.h>
25 #include <mach/mux.h>
26 #include <mach/irqs.h>
27 #include <mach/time.h>
28 #include <mach/serial.h>
29 #include <mach/common.h>
30
31 #include "davinci.h"
32 #include "clock.h"
33 #include "mux.h"
34 #include "asp.h"
35
36 #define DM355_UART2_BASE (IO_PHYS + 0x206000)
37 #define DM355_OSD_BASE (IO_PHYS + 0x70200)
38 #define DM355_VENC_BASE (IO_PHYS + 0x70400)
39
40 /*
41 * Device specific clocks
42 */
43 #define DM355_REF_FREQ 24000000 /* 24 or 36 MHz */
44
45 static struct pll_data pll1_data = {
46 .num = 1,
47 .phys_base = DAVINCI_PLL1_BASE,
48 .flags = PLL_HAS_PREDIV | PLL_HAS_POSTDIV,
49 };
50
51 static struct pll_data pll2_data = {
52 .num = 2,
53 .phys_base = DAVINCI_PLL2_BASE,
54 .flags = PLL_HAS_PREDIV,
55 };
56
57 static struct clk ref_clk = {
58 .name = "ref_clk",
59 /* FIXME -- crystal rate is board-specific */
60 .rate = DM355_REF_FREQ,
61 };
62
63 static struct clk pll1_clk = {
64 .name = "pll1",
65 .parent = &ref_clk,
66 .flags = CLK_PLL,
67 .pll_data = &pll1_data,
68 };
69
70 static struct clk pll1_aux_clk = {
71 .name = "pll1_aux_clk",
72 .parent = &pll1_clk,
73 .flags = CLK_PLL | PRE_PLL,
74 };
75
76 static struct clk pll1_sysclk1 = {
77 .name = "pll1_sysclk1",
78 .parent = &pll1_clk,
79 .flags = CLK_PLL,
80 .div_reg = PLLDIV1,
81 };
82
83 static struct clk pll1_sysclk2 = {
84 .name = "pll1_sysclk2",
85 .parent = &pll1_clk,
86 .flags = CLK_PLL,
87 .div_reg = PLLDIV2,
88 };
89
90 static struct clk pll1_sysclk3 = {
91 .name = "pll1_sysclk3",
92 .parent = &pll1_clk,
93 .flags = CLK_PLL,
94 .div_reg = PLLDIV3,
95 };
96
97 static struct clk pll1_sysclk4 = {
98 .name = "pll1_sysclk4",
99 .parent = &pll1_clk,
100 .flags = CLK_PLL,
101 .div_reg = PLLDIV4,
102 };
103
104 static struct clk pll1_sysclkbp = {
105 .name = "pll1_sysclkbp",
106 .parent = &pll1_clk,
107 .flags = CLK_PLL | PRE_PLL,
108 .div_reg = BPDIV
109 };
110
111 static struct clk vpss_dac_clk = {
112 .name = "vpss_dac",
113 .parent = &pll1_sysclk3,
114 .lpsc = DM355_LPSC_VPSS_DAC,
115 };
116
117 static struct clk vpss_master_clk = {
118 .name = "vpss_master",
119 .parent = &pll1_sysclk4,
120 .lpsc = DAVINCI_LPSC_VPSSMSTR,
121 .flags = CLK_PSC,
122 };
123
124 static struct clk vpss_slave_clk = {
125 .name = "vpss_slave",
126 .parent = &pll1_sysclk4,
127 .lpsc = DAVINCI_LPSC_VPSSSLV,
128 };
129
130 static struct clk clkout1_clk = {
131 .name = "clkout1",
132 .parent = &pll1_aux_clk,
133 /* NOTE: clkout1 can be externally gated by muxing GPIO-18 */
134 };
135
136 static struct clk clkout2_clk = {
137 .name = "clkout2",
138 .parent = &pll1_sysclkbp,
139 };
140
141 static struct clk pll2_clk = {
142 .name = "pll2",
143 .parent = &ref_clk,
144 .flags = CLK_PLL,
145 .pll_data = &pll2_data,
146 };
147
148 static struct clk pll2_sysclk1 = {
149 .name = "pll2_sysclk1",
150 .parent = &pll2_clk,
151 .flags = CLK_PLL,
152 .div_reg = PLLDIV1,
153 };
154
155 static struct clk pll2_sysclkbp = {
156 .name = "pll2_sysclkbp",
157 .parent = &pll2_clk,
158 .flags = CLK_PLL | PRE_PLL,
159 .div_reg = BPDIV
160 };
161
162 static struct clk clkout3_clk = {
163 .name = "clkout3",
164 .parent = &pll2_sysclkbp,
165 /* NOTE: clkout3 can be externally gated by muxing GPIO-16 */
166 };
167
168 static struct clk arm_clk = {
169 .name = "arm_clk",
170 .parent = &pll1_sysclk1,
171 .lpsc = DAVINCI_LPSC_ARM,
172 .flags = ALWAYS_ENABLED,
173 };
174
175 /*
176 * NOT LISTED below, and not touched by Linux
177 * - in SyncReset state by default
178 * .lpsc = DAVINCI_LPSC_TPCC,
179 * .lpsc = DAVINCI_LPSC_TPTC0,
180 * .lpsc = DAVINCI_LPSC_TPTC1,
181 * .lpsc = DAVINCI_LPSC_DDR_EMIF, .parent = &sysclk2_clk,
182 * .lpsc = DAVINCI_LPSC_MEMSTICK,
183 * - in Enabled state by default
184 * .lpsc = DAVINCI_LPSC_SYSTEM_SUBSYS,
185 * .lpsc = DAVINCI_LPSC_SCR2, // "bus"
186 * .lpsc = DAVINCI_LPSC_SCR3, // "bus"
187 * .lpsc = DAVINCI_LPSC_SCR4, // "bus"
188 * .lpsc = DAVINCI_LPSC_CROSSBAR, // "emulation"
189 * .lpsc = DAVINCI_LPSC_CFG27, // "test"
190 * .lpsc = DAVINCI_LPSC_CFG3, // "test"
191 * .lpsc = DAVINCI_LPSC_CFG5, // "test"
192 */
193
194 static struct clk mjcp_clk = {
195 .name = "mjcp",
196 .parent = &pll1_sysclk1,
197 .lpsc = DAVINCI_LPSC_IMCOP,
198 };
199
200 static struct clk uart0_clk = {
201 .name = "uart0",
202 .parent = &pll1_aux_clk,
203 .lpsc = DAVINCI_LPSC_UART0,
204 };
205
206 static struct clk uart1_clk = {
207 .name = "uart1",
208 .parent = &pll1_aux_clk,
209 .lpsc = DAVINCI_LPSC_UART1,
210 };
211
212 static struct clk uart2_clk = {
213 .name = "uart2",
214 .parent = &pll1_sysclk2,
215 .lpsc = DAVINCI_LPSC_UART2,
216 };
217
218 static struct clk i2c_clk = {
219 .name = "i2c",
220 .parent = &pll1_aux_clk,
221 .lpsc = DAVINCI_LPSC_I2C,
222 };
223
224 static struct clk asp0_clk = {
225 .name = "asp0",
226 .parent = &pll1_sysclk2,
227 .lpsc = DAVINCI_LPSC_McBSP,
228 };
229
230 static struct clk asp1_clk = {
231 .name = "asp1",
232 .parent = &pll1_sysclk2,
233 .lpsc = DM355_LPSC_McBSP1,
234 };
235
236 static struct clk mmcsd0_clk = {
237 .name = "mmcsd0",
238 .parent = &pll1_sysclk2,
239 .lpsc = DAVINCI_LPSC_MMC_SD,
240 };
241
242 static struct clk mmcsd1_clk = {
243 .name = "mmcsd1",
244 .parent = &pll1_sysclk2,
245 .lpsc = DM355_LPSC_MMC_SD1,
246 };
247
248 static struct clk spi0_clk = {
249 .name = "spi0",
250 .parent = &pll1_sysclk2,
251 .lpsc = DAVINCI_LPSC_SPI,
252 };
253
254 static struct clk spi1_clk = {
255 .name = "spi1",
256 .parent = &pll1_sysclk2,
257 .lpsc = DM355_LPSC_SPI1,
258 };
259
260 static struct clk spi2_clk = {
261 .name = "spi2",
262 .parent = &pll1_sysclk2,
263 .lpsc = DM355_LPSC_SPI2,
264 };
265
266 static struct clk gpio_clk = {
267 .name = "gpio",
268 .parent = &pll1_sysclk2,
269 .lpsc = DAVINCI_LPSC_GPIO,
270 };
271
272 static struct clk aemif_clk = {
273 .name = "aemif",
274 .parent = &pll1_sysclk2,
275 .lpsc = DAVINCI_LPSC_AEMIF,
276 };
277
278 static struct clk pwm0_clk = {
279 .name = "pwm0",
280 .parent = &pll1_aux_clk,
281 .lpsc = DAVINCI_LPSC_PWM0,
282 };
283
284 static struct clk pwm1_clk = {
285 .name = "pwm1",
286 .parent = &pll1_aux_clk,
287 .lpsc = DAVINCI_LPSC_PWM1,
288 };
289
290 static struct clk pwm2_clk = {
291 .name = "pwm2",
292 .parent = &pll1_aux_clk,
293 .lpsc = DAVINCI_LPSC_PWM2,
294 };
295
296 static struct clk pwm3_clk = {
297 .name = "pwm3",
298 .parent = &pll1_aux_clk,
299 .lpsc = DM355_LPSC_PWM3,
300 };
301
302 static struct clk timer0_clk = {
303 .name = "timer0",
304 .parent = &pll1_aux_clk,
305 .lpsc = DAVINCI_LPSC_TIMER0,
306 };
307
308 static struct clk timer1_clk = {
309 .name = "timer1",
310 .parent = &pll1_aux_clk,
311 .lpsc = DAVINCI_LPSC_TIMER1,
312 };
313
314 static struct clk timer2_clk = {
315 .name = "timer2",
316 .parent = &pll1_aux_clk,
317 .lpsc = DAVINCI_LPSC_TIMER2,
318 .usecount = 1, /* REVISIT: why can't this be disabled? */
319 };
320
321 static struct clk timer3_clk = {
322 .name = "timer3",
323 .parent = &pll1_aux_clk,
324 .lpsc = DM355_LPSC_TIMER3,
325 };
326
327 static struct clk rto_clk = {
328 .name = "rto",
329 .parent = &pll1_aux_clk,
330 .lpsc = DM355_LPSC_RTO,
331 };
332
333 static struct clk usb_clk = {
334 .name = "usb",
335 .parent = &pll1_sysclk2,
336 .lpsc = DAVINCI_LPSC_USB,
337 };
338
339 static struct clk_lookup dm355_clks[] = {
340 CLK(NULL, "ref", &ref_clk),
341 CLK(NULL, "pll1", &pll1_clk),
342 CLK(NULL, "pll1_sysclk1", &pll1_sysclk1),
343 CLK(NULL, "pll1_sysclk2", &pll1_sysclk2),
344 CLK(NULL, "pll1_sysclk3", &pll1_sysclk3),
345 CLK(NULL, "pll1_sysclk4", &pll1_sysclk4),
346 CLK(NULL, "pll1_aux", &pll1_aux_clk),
347 CLK(NULL, "pll1_sysclkbp", &pll1_sysclkbp),
348 CLK(NULL, "vpss_dac", &vpss_dac_clk),
349 CLK("vpss", "master", &vpss_master_clk),
350 CLK("vpss", "slave", &vpss_slave_clk),
351 CLK(NULL, "clkout1", &clkout1_clk),
352 CLK(NULL, "clkout2", &clkout2_clk),
353 CLK(NULL, "pll2", &pll2_clk),
354 CLK(NULL, "pll2_sysclk1", &pll2_sysclk1),
355 CLK(NULL, "pll2_sysclkbp", &pll2_sysclkbp),
356 CLK(NULL, "clkout3", &clkout3_clk),
357 CLK(NULL, "arm", &arm_clk),
358 CLK(NULL, "mjcp", &mjcp_clk),
359 CLK("serial8250.0", NULL, &uart0_clk),
360 CLK("serial8250.1", NULL, &uart1_clk),
361 CLK("serial8250.2", NULL, &uart2_clk),
362 CLK("i2c_davinci.1", NULL, &i2c_clk),
363 CLK("davinci-mcbsp.0", NULL, &asp0_clk),
364 CLK("davinci-mcbsp.1", NULL, &asp1_clk),
365 CLK("dm6441-mmc.0", NULL, &mmcsd0_clk),
366 CLK("dm6441-mmc.1", NULL, &mmcsd1_clk),
367 CLK("spi_davinci.0", NULL, &spi0_clk),
368 CLK("spi_davinci.1", NULL, &spi1_clk),
369 CLK("spi_davinci.2", NULL, &spi2_clk),
370 CLK(NULL, "gpio", &gpio_clk),
371 CLK(NULL, "aemif", &aemif_clk),
372 CLK(NULL, "pwm0", &pwm0_clk),
373 CLK(NULL, "pwm1", &pwm1_clk),
374 CLK(NULL, "pwm2", &pwm2_clk),
375 CLK(NULL, "pwm3", &pwm3_clk),
376 CLK(NULL, "timer0", &timer0_clk),
377 CLK(NULL, "timer1", &timer1_clk),
378 CLK("davinci-wdt", NULL, &timer2_clk),
379 CLK(NULL, "timer3", &timer3_clk),
380 CLK(NULL, "rto", &rto_clk),
381 CLK(NULL, "usb", &usb_clk),
382 CLK(NULL, NULL, NULL),
383 };
384
385 /*----------------------------------------------------------------------*/
386
387 static u64 dm355_spi0_dma_mask = DMA_BIT_MASK(32);
388
389 static struct resource dm355_spi0_resources[] = {
390 {
391 .start = 0x01c66000,
392 .end = 0x01c667ff,
393 .flags = IORESOURCE_MEM,
394 },
395 {
396 .start = IRQ_DM355_SPINT0_0,
397 .flags = IORESOURCE_IRQ,
398 },
399 {
400 .start = 17,
401 .flags = IORESOURCE_DMA,
402 },
403 {
404 .start = 16,
405 .flags = IORESOURCE_DMA,
406 },
407 };
408
409 static struct davinci_spi_platform_data dm355_spi0_pdata = {
410 .version = SPI_VERSION_1,
411 .num_chipselect = 2,
412 .cshold_bug = true,
413 .dma_event_q = EVENTQ_1,
414 };
415 static struct platform_device dm355_spi0_device = {
416 .name = "spi_davinci",
417 .id = 0,
418 .dev = {
419 .dma_mask = &dm355_spi0_dma_mask,
420 .coherent_dma_mask = DMA_BIT_MASK(32),
421 .platform_data = &dm355_spi0_pdata,
422 },
423 .num_resources = ARRAY_SIZE(dm355_spi0_resources),
424 .resource = dm355_spi0_resources,
425 };
426
427 void __init dm355_init_spi0(unsigned chipselect_mask,
428 const struct spi_board_info *info, unsigned len)
429 {
430 /* for now, assume we need MISO */
431 davinci_cfg_reg(DM355_SPI0_SDI);
432
433 /* not all slaves will be wired up */
434 if (chipselect_mask & BIT(0))
435 davinci_cfg_reg(DM355_SPI0_SDENA0);
436 if (chipselect_mask & BIT(1))
437 davinci_cfg_reg(DM355_SPI0_SDENA1);
438
439 spi_register_board_info(info, len);
440
441 platform_device_register(&dm355_spi0_device);
442 }
443
444 /*----------------------------------------------------------------------*/
445
446 #define INTMUX 0x18
447 #define EVTMUX 0x1c
448
449 /*
450 * Device specific mux setup
451 *
452 * soc description mux mode mode mux dbg
453 * reg offset mask mode
454 */
455 static const struct mux_config dm355_pins[] = {
456 #ifdef CONFIG_DAVINCI_MUX
457 MUX_CFG(DM355, MMCSD0, 4, 2, 1, 0, false)
458
459 MUX_CFG(DM355, SD1_CLK, 3, 6, 1, 1, false)
460 MUX_CFG(DM355, SD1_CMD, 3, 7, 1, 1, false)
461 MUX_CFG(DM355, SD1_DATA3, 3, 8, 3, 1, false)
462 MUX_CFG(DM355, SD1_DATA2, 3, 10, 3, 1, false)
463 MUX_CFG(DM355, SD1_DATA1, 3, 12, 3, 1, false)
464 MUX_CFG(DM355, SD1_DATA0, 3, 14, 3, 1, false)
465
466 MUX_CFG(DM355, I2C_SDA, 3, 19, 1, 1, false)
467 MUX_CFG(DM355, I2C_SCL, 3, 20, 1, 1, false)
468
469 MUX_CFG(DM355, MCBSP0_BDX, 3, 0, 1, 1, false)
470 MUX_CFG(DM355, MCBSP0_X, 3, 1, 1, 1, false)
471 MUX_CFG(DM355, MCBSP0_BFSX, 3, 2, 1, 1, false)
472 MUX_CFG(DM355, MCBSP0_BDR, 3, 3, 1, 1, false)
473 MUX_CFG(DM355, MCBSP0_R, 3, 4, 1, 1, false)
474 MUX_CFG(DM355, MCBSP0_BFSR, 3, 5, 1, 1, false)
475
476 MUX_CFG(DM355, SPI0_SDI, 4, 1, 1, 0, false)
477 MUX_CFG(DM355, SPI0_SDENA0, 4, 0, 1, 0, false)
478 MUX_CFG(DM355, SPI0_SDENA1, 3, 28, 1, 1, false)
479
480 INT_CFG(DM355, INT_EDMA_CC, 2, 1, 1, false)
481 INT_CFG(DM355, INT_EDMA_TC0_ERR, 3, 1, 1, false)
482 INT_CFG(DM355, INT_EDMA_TC1_ERR, 4, 1, 1, false)
483
484 EVT_CFG(DM355, EVT8_ASP1_TX, 0, 1, 0, false)
485 EVT_CFG(DM355, EVT9_ASP1_RX, 1, 1, 0, false)
486 EVT_CFG(DM355, EVT26_MMC0_RX, 2, 1, 0, false)
487
488 MUX_CFG(DM355, VOUT_FIELD, 1, 18, 3, 1, false)
489 MUX_CFG(DM355, VOUT_FIELD_G70, 1, 18, 3, 0, false)
490 MUX_CFG(DM355, VOUT_HVSYNC, 1, 16, 1, 0, false)
491 MUX_CFG(DM355, VOUT_COUTL_EN, 1, 0, 0xff, 0x55, false)
492 MUX_CFG(DM355, VOUT_COUTH_EN, 1, 8, 0xff, 0x55, false)
493
494 MUX_CFG(DM355, VIN_PCLK, 0, 14, 1, 1, false)
495 MUX_CFG(DM355, VIN_CAM_WEN, 0, 13, 1, 1, false)
496 MUX_CFG(DM355, VIN_CAM_VD, 0, 12, 1, 1, false)
497 MUX_CFG(DM355, VIN_CAM_HD, 0, 11, 1, 1, false)
498 MUX_CFG(DM355, VIN_YIN_EN, 0, 10, 1, 1, false)
499 MUX_CFG(DM355, VIN_CINL_EN, 0, 0, 0xff, 0x55, false)
500 MUX_CFG(DM355, VIN_CINH_EN, 0, 8, 3, 3, false)
501 #endif
502 };
503
504 static u8 dm355_default_priorities[DAVINCI_N_AINTC_IRQ] = {
505 [IRQ_DM355_CCDC_VDINT0] = 2,
506 [IRQ_DM355_CCDC_VDINT1] = 6,
507 [IRQ_DM355_CCDC_VDINT2] = 6,
508 [IRQ_DM355_IPIPE_HST] = 6,
509 [IRQ_DM355_H3AINT] = 6,
510 [IRQ_DM355_IPIPE_SDR] = 6,
511 [IRQ_DM355_IPIPEIFINT] = 6,
512 [IRQ_DM355_OSDINT] = 7,
513 [IRQ_DM355_VENCINT] = 6,
514 [IRQ_ASQINT] = 6,
515 [IRQ_IMXINT] = 6,
516 [IRQ_USBINT] = 4,
517 [IRQ_DM355_RTOINT] = 4,
518 [IRQ_DM355_UARTINT2] = 7,
519 [IRQ_DM355_TINT6] = 7,
520 [IRQ_CCINT0] = 5, /* dma */
521 [IRQ_CCERRINT] = 5, /* dma */
522 [IRQ_TCERRINT0] = 5, /* dma */
523 [IRQ_TCERRINT] = 5, /* dma */
524 [IRQ_DM355_SPINT2_1] = 7,
525 [IRQ_DM355_TINT7] = 4,
526 [IRQ_DM355_SDIOINT0] = 7,
527 [IRQ_MBXINT] = 7,
528 [IRQ_MBRINT] = 7,
529 [IRQ_MMCINT] = 7,
530 [IRQ_DM355_MMCINT1] = 7,
531 [IRQ_DM355_PWMINT3] = 7,
532 [IRQ_DDRINT] = 7,
533 [IRQ_AEMIFINT] = 7,
534 [IRQ_DM355_SDIOINT1] = 4,
535 [IRQ_TINT0_TINT12] = 2, /* clockevent */
536 [IRQ_TINT0_TINT34] = 2, /* clocksource */
537 [IRQ_TINT1_TINT12] = 7, /* DSP timer */
538 [IRQ_TINT1_TINT34] = 7, /* system tick */
539 [IRQ_PWMINT0] = 7,
540 [IRQ_PWMINT1] = 7,
541 [IRQ_PWMINT2] = 7,
542 [IRQ_I2C] = 3,
543 [IRQ_UARTINT0] = 3,
544 [IRQ_UARTINT1] = 3,
545 [IRQ_DM355_SPINT0_0] = 3,
546 [IRQ_DM355_SPINT0_1] = 3,
547 [IRQ_DM355_GPIO0] = 3,
548 [IRQ_DM355_GPIO1] = 7,
549 [IRQ_DM355_GPIO2] = 4,
550 [IRQ_DM355_GPIO3] = 4,
551 [IRQ_DM355_GPIO4] = 7,
552 [IRQ_DM355_GPIO5] = 7,
553 [IRQ_DM355_GPIO6] = 7,
554 [IRQ_DM355_GPIO7] = 7,
555 [IRQ_DM355_GPIO8] = 7,
556 [IRQ_DM355_GPIO9] = 7,
557 [IRQ_DM355_GPIOBNK0] = 7,
558 [IRQ_DM355_GPIOBNK1] = 7,
559 [IRQ_DM355_GPIOBNK2] = 7,
560 [IRQ_DM355_GPIOBNK3] = 7,
561 [IRQ_DM355_GPIOBNK4] = 7,
562 [IRQ_DM355_GPIOBNK5] = 7,
563 [IRQ_DM355_GPIOBNK6] = 7,
564 [IRQ_COMMTX] = 7,
565 [IRQ_COMMRX] = 7,
566 [IRQ_EMUINT] = 7,
567 };
568
569 /*----------------------------------------------------------------------*/
570
571 static s8
572 queue_tc_mapping[][2] = {
573 /* {event queue no, TC no} */
574 {0, 0},
575 {1, 1},
576 {-1, -1},
577 };
578
579 static s8
580 queue_priority_mapping[][2] = {
581 /* {event queue no, Priority} */
582 {0, 3},
583 {1, 7},
584 {-1, -1},
585 };
586
587 static struct edma_soc_info edma_cc0_info = {
588 .n_channel = 64,
589 .n_region = 4,
590 .n_slot = 128,
591 .n_tc = 2,
592 .n_cc = 1,
593 .queue_tc_mapping = queue_tc_mapping,
594 .queue_priority_mapping = queue_priority_mapping,
595 .default_queue = EVENTQ_1,
596 };
597
598 static struct edma_soc_info *dm355_edma_info[EDMA_MAX_CC] = {
599 &edma_cc0_info,
600 };
601
602 static struct resource edma_resources[] = {
603 {
604 .name = "edma_cc0",
605 .start = 0x01c00000,
606 .end = 0x01c00000 + SZ_64K - 1,
607 .flags = IORESOURCE_MEM,
608 },
609 {
610 .name = "edma_tc0",
611 .start = 0x01c10000,
612 .end = 0x01c10000 + SZ_1K - 1,
613 .flags = IORESOURCE_MEM,
614 },
615 {
616 .name = "edma_tc1",
617 .start = 0x01c10400,
618 .end = 0x01c10400 + SZ_1K - 1,
619 .flags = IORESOURCE_MEM,
620 },
621 {
622 .name = "edma0",
623 .start = IRQ_CCINT0,
624 .flags = IORESOURCE_IRQ,
625 },
626 {
627 .name = "edma0_err",
628 .start = IRQ_CCERRINT,
629 .flags = IORESOURCE_IRQ,
630 },
631 /* not using (or muxing) TC*_ERR */
632 };
633
634 static struct platform_device dm355_edma_device = {
635 .name = "edma",
636 .id = 0,
637 .dev.platform_data = dm355_edma_info,
638 .num_resources = ARRAY_SIZE(edma_resources),
639 .resource = edma_resources,
640 };
641
642 static struct resource dm355_asp1_resources[] = {
643 {
644 .name = "mpu",
645 .start = DAVINCI_ASP1_BASE,
646 .end = DAVINCI_ASP1_BASE + SZ_8K - 1,
647 .flags = IORESOURCE_MEM,
648 },
649 {
650 .start = DAVINCI_DMA_ASP1_TX,
651 .end = DAVINCI_DMA_ASP1_TX,
652 .flags = IORESOURCE_DMA,
653 },
654 {
655 .start = DAVINCI_DMA_ASP1_RX,
656 .end = DAVINCI_DMA_ASP1_RX,
657 .flags = IORESOURCE_DMA,
658 },
659 };
660
661 static struct platform_device dm355_asp1_device = {
662 .name = "davinci-mcbsp",
663 .id = 1,
664 .num_resources = ARRAY_SIZE(dm355_asp1_resources),
665 .resource = dm355_asp1_resources,
666 };
667
668 static void dm355_ccdc_setup_pinmux(void)
669 {
670 davinci_cfg_reg(DM355_VIN_PCLK);
671 davinci_cfg_reg(DM355_VIN_CAM_WEN);
672 davinci_cfg_reg(DM355_VIN_CAM_VD);
673 davinci_cfg_reg(DM355_VIN_CAM_HD);
674 davinci_cfg_reg(DM355_VIN_YIN_EN);
675 davinci_cfg_reg(DM355_VIN_CINL_EN);
676 davinci_cfg_reg(DM355_VIN_CINH_EN);
677 }
678
679 static struct resource dm355_vpss_resources[] = {
680 {
681 /* VPSS BL Base address */
682 .name = "vpss",
683 .start = 0x01c70800,
684 .end = 0x01c70800 + 0xff,
685 .flags = IORESOURCE_MEM,
686 },
687 {
688 /* VPSS CLK Base address */
689 .name = "vpss",
690 .start = 0x01c70000,
691 .end = 0x01c70000 + 0xf,
692 .flags = IORESOURCE_MEM,
693 },
694 };
695
696 static struct platform_device dm355_vpss_device = {
697 .name = "vpss",
698 .id = -1,
699 .dev.platform_data = "dm355_vpss",
700 .num_resources = ARRAY_SIZE(dm355_vpss_resources),
701 .resource = dm355_vpss_resources,
702 };
703
704 static struct resource vpfe_resources[] = {
705 {
706 .start = IRQ_VDINT0,
707 .end = IRQ_VDINT0,
708 .flags = IORESOURCE_IRQ,
709 },
710 {
711 .start = IRQ_VDINT1,
712 .end = IRQ_VDINT1,
713 .flags = IORESOURCE_IRQ,
714 },
715 };
716
717 static u64 vpfe_capture_dma_mask = DMA_BIT_MASK(32);
718 static struct resource dm355_ccdc_resource[] = {
719 /* CCDC Base address */
720 {
721 .flags = IORESOURCE_MEM,
722 .start = 0x01c70600,
723 .end = 0x01c70600 + 0x1ff,
724 },
725 };
726 static struct platform_device dm355_ccdc_dev = {
727 .name = "dm355_ccdc",
728 .id = -1,
729 .num_resources = ARRAY_SIZE(dm355_ccdc_resource),
730 .resource = dm355_ccdc_resource,
731 .dev = {
732 .dma_mask = &vpfe_capture_dma_mask,
733 .coherent_dma_mask = DMA_BIT_MASK(32),
734 .platform_data = dm355_ccdc_setup_pinmux,
735 },
736 };
737
738 static struct platform_device vpfe_capture_dev = {
739 .name = CAPTURE_DRV_NAME,
740 .id = -1,
741 .num_resources = ARRAY_SIZE(vpfe_resources),
742 .resource = vpfe_resources,
743 .dev = {
744 .dma_mask = &vpfe_capture_dma_mask,
745 .coherent_dma_mask = DMA_BIT_MASK(32),
746 },
747 };
748
749 static struct resource dm355_osd_resources[] = {
750 {
751 .start = DM355_OSD_BASE,
752 .end = DM355_OSD_BASE + 0x17f,
753 .flags = IORESOURCE_MEM,
754 },
755 };
756
757 static struct platform_device dm355_osd_dev = {
758 .name = DM355_VPBE_OSD_SUBDEV_NAME,
759 .id = -1,
760 .num_resources = ARRAY_SIZE(dm355_osd_resources),
761 .resource = dm355_osd_resources,
762 .dev = {
763 .dma_mask = &vpfe_capture_dma_mask,
764 .coherent_dma_mask = DMA_BIT_MASK(32),
765 },
766 };
767
768 static struct resource dm355_venc_resources[] = {
769 {
770 .start = IRQ_VENCINT,
771 .end = IRQ_VENCINT,
772 .flags = IORESOURCE_IRQ,
773 },
774 /* venc registers io space */
775 {
776 .start = DM355_VENC_BASE,
777 .end = DM355_VENC_BASE + 0x17f,
778 .flags = IORESOURCE_MEM,
779 },
780 /* VDAC config register io space */
781 {
782 .start = DAVINCI_SYSTEM_MODULE_BASE + SYSMOD_VDAC_CONFIG,
783 .end = DAVINCI_SYSTEM_MODULE_BASE + SYSMOD_VDAC_CONFIG + 3,
784 .flags = IORESOURCE_MEM,
785 },
786 };
787
788 static struct resource dm355_v4l2_disp_resources[] = {
789 {
790 .start = IRQ_VENCINT,
791 .end = IRQ_VENCINT,
792 .flags = IORESOURCE_IRQ,
793 },
794 /* venc registers io space */
795 {
796 .start = DM355_VENC_BASE,
797 .end = DM355_VENC_BASE + 0x17f,
798 .flags = IORESOURCE_MEM,
799 },
800 };
801
802 static int dm355_vpbe_setup_pinmux(enum v4l2_mbus_pixelcode if_type,
803 int field)
804 {
805 switch (if_type) {
806 case V4L2_MBUS_FMT_SGRBG8_1X8:
807 davinci_cfg_reg(DM355_VOUT_FIELD_G70);
808 break;
809 case V4L2_MBUS_FMT_YUYV10_1X20:
810 if (field)
811 davinci_cfg_reg(DM355_VOUT_FIELD);
812 else
813 davinci_cfg_reg(DM355_VOUT_FIELD_G70);
814 break;
815 default:
816 return -EINVAL;
817 }
818
819 davinci_cfg_reg(DM355_VOUT_COUTL_EN);
820 davinci_cfg_reg(DM355_VOUT_COUTH_EN);
821
822 return 0;
823 }
824
825 static int dm355_venc_setup_clock(enum vpbe_enc_timings_type type,
826 unsigned int pclock)
827 {
828 void __iomem *vpss_clk_ctrl_reg;
829
830 vpss_clk_ctrl_reg = DAVINCI_SYSMOD_VIRT(SYSMOD_VPSS_CLKCTL);
831
832 switch (type) {
833 case VPBE_ENC_STD:
834 writel(VPSS_DACCLKEN_ENABLE | VPSS_VENCCLKEN_ENABLE,
835 vpss_clk_ctrl_reg);
836 break;
837 case VPBE_ENC_DV_TIMINGS:
838 if (pclock > 27000000)
839 /*
840 * For HD, use external clock source since we cannot
841 * support HD mode with internal clocks.
842 */
843 writel(VPSS_MUXSEL_EXTCLK_ENABLE, vpss_clk_ctrl_reg);
844 break;
845 default:
846 return -EINVAL;
847 }
848
849 return 0;
850 }
851
852 static struct platform_device dm355_vpbe_display = {
853 .name = "vpbe-v4l2",
854 .id = -1,
855 .num_resources = ARRAY_SIZE(dm355_v4l2_disp_resources),
856 .resource = dm355_v4l2_disp_resources,
857 .dev = {
858 .dma_mask = &vpfe_capture_dma_mask,
859 .coherent_dma_mask = DMA_BIT_MASK(32),
860 },
861 };
862
863 static struct venc_platform_data dm355_venc_pdata = {
864 .setup_pinmux = dm355_vpbe_setup_pinmux,
865 .setup_clock = dm355_venc_setup_clock,
866 };
867
868 static struct platform_device dm355_venc_dev = {
869 .name = DM355_VPBE_VENC_SUBDEV_NAME,
870 .id = -1,
871 .num_resources = ARRAY_SIZE(dm355_venc_resources),
872 .resource = dm355_venc_resources,
873 .dev = {
874 .dma_mask = &vpfe_capture_dma_mask,
875 .coherent_dma_mask = DMA_BIT_MASK(32),
876 .platform_data = (void *)&dm355_venc_pdata,
877 },
878 };
879
880 static struct platform_device dm355_vpbe_dev = {
881 .name = "vpbe_controller",
882 .id = -1,
883 .dev = {
884 .dma_mask = &vpfe_capture_dma_mask,
885 .coherent_dma_mask = DMA_BIT_MASK(32),
886 },
887 };
888
889 static struct resource dm355_gpio_resources[] = {
890 { /* registers */
891 .start = DAVINCI_GPIO_BASE,
892 .end = DAVINCI_GPIO_BASE + SZ_4K - 1,
893 .flags = IORESOURCE_MEM,
894 },
895 { /* interrupt */
896 .start = IRQ_DM355_GPIOBNK0,
897 .end = IRQ_DM355_GPIOBNK6,
898 .flags = IORESOURCE_IRQ,
899 },
900 };
901
902 static struct davinci_gpio_platform_data dm355_gpio_platform_data = {
903 .ngpio = 104,
904 };
905
906 int __init dm355_gpio_register(void)
907 {
908 return davinci_gpio_register(dm355_gpio_resources,
909 ARRAY_SIZE(dm355_gpio_resources),
910 &dm355_gpio_platform_data);
911 }
912 /*----------------------------------------------------------------------*/
913
914 static struct map_desc dm355_io_desc[] = {
915 {
916 .virtual = IO_VIRT,
917 .pfn = __phys_to_pfn(IO_PHYS),
918 .length = IO_SIZE,
919 .type = MT_DEVICE
920 },
921 };
922
923 /* Contents of JTAG ID register used to identify exact cpu type */
924 static struct davinci_id dm355_ids[] = {
925 {
926 .variant = 0x0,
927 .part_no = 0xb73b,
928 .manufacturer = 0x00f,
929 .cpu_id = DAVINCI_CPU_ID_DM355,
930 .name = "dm355",
931 },
932 };
933
934 static u32 dm355_psc_bases[] = { DAVINCI_PWR_SLEEP_CNTRL_BASE };
935
936 /*
937 * T0_BOT: Timer 0, bottom: clockevent source for hrtimers
938 * T0_TOP: Timer 0, top : clocksource for generic timekeeping
939 * T1_BOT: Timer 1, bottom: (used by DSP in TI DSPLink code)
940 * T1_TOP: Timer 1, top : <unused>
941 */
942 static struct davinci_timer_info dm355_timer_info = {
943 .timers = davinci_timer_instance,
944 .clockevent_id = T0_BOT,
945 .clocksource_id = T0_TOP,
946 };
947
948 static struct plat_serial8250_port dm355_serial0_platform_data[] = {
949 {
950 .mapbase = DAVINCI_UART0_BASE,
951 .irq = IRQ_UARTINT0,
952 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
953 UPF_IOREMAP,
954 .iotype = UPIO_MEM,
955 .regshift = 2,
956 },
957 {
958 .flags = 0,
959 }
960 };
961 static struct plat_serial8250_port dm355_serial1_platform_data[] = {
962 {
963 .mapbase = DAVINCI_UART1_BASE,
964 .irq = IRQ_UARTINT1,
965 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
966 UPF_IOREMAP,
967 .iotype = UPIO_MEM,
968 .regshift = 2,
969 },
970 {
971 .flags = 0,
972 }
973 };
974 static struct plat_serial8250_port dm355_serial2_platform_data[] = {
975 {
976 .mapbase = DM355_UART2_BASE,
977 .irq = IRQ_DM355_UARTINT2,
978 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
979 UPF_IOREMAP,
980 .iotype = UPIO_MEM,
981 .regshift = 2,
982 },
983 {
984 .flags = 0,
985 }
986 };
987
988 struct platform_device dm355_serial_device[] = {
989 {
990 .name = "serial8250",
991 .id = PLAT8250_DEV_PLATFORM,
992 .dev = {
993 .platform_data = dm355_serial0_platform_data,
994 }
995 },
996 {
997 .name = "serial8250",
998 .id = PLAT8250_DEV_PLATFORM1,
999 .dev = {
1000 .platform_data = dm355_serial1_platform_data,
1001 }
1002 },
1003 {
1004 .name = "serial8250",
1005 .id = PLAT8250_DEV_PLATFORM2,
1006 .dev = {
1007 .platform_data = dm355_serial2_platform_data,
1008 }
1009 },
1010 {
1011 }
1012 };
1013
1014 static struct davinci_soc_info davinci_soc_info_dm355 = {
1015 .io_desc = dm355_io_desc,
1016 .io_desc_num = ARRAY_SIZE(dm355_io_desc),
1017 .jtag_id_reg = 0x01c40028,
1018 .ids = dm355_ids,
1019 .ids_num = ARRAY_SIZE(dm355_ids),
1020 .cpu_clks = dm355_clks,
1021 .psc_bases = dm355_psc_bases,
1022 .psc_bases_num = ARRAY_SIZE(dm355_psc_bases),
1023 .pinmux_base = DAVINCI_SYSTEM_MODULE_BASE,
1024 .pinmux_pins = dm355_pins,
1025 .pinmux_pins_num = ARRAY_SIZE(dm355_pins),
1026 .intc_base = DAVINCI_ARM_INTC_BASE,
1027 .intc_type = DAVINCI_INTC_TYPE_AINTC,
1028 .intc_irq_prios = dm355_default_priorities,
1029 .intc_irq_num = DAVINCI_N_AINTC_IRQ,
1030 .timer_info = &dm355_timer_info,
1031 .sram_dma = 0x00010000,
1032 .sram_len = SZ_32K,
1033 };
1034
1035 void __init dm355_init_asp1(u32 evt_enable, struct snd_platform_data *pdata)
1036 {
1037 /* we don't use ASP1 IRQs, or we'd need to mux them ... */
1038 if (evt_enable & ASP1_TX_EVT_EN)
1039 davinci_cfg_reg(DM355_EVT8_ASP1_TX);
1040
1041 if (evt_enable & ASP1_RX_EVT_EN)
1042 davinci_cfg_reg(DM355_EVT9_ASP1_RX);
1043
1044 dm355_asp1_device.dev.platform_data = pdata;
1045 platform_device_register(&dm355_asp1_device);
1046 }
1047
1048 void __init dm355_init(void)
1049 {
1050 davinci_common_init(&davinci_soc_info_dm355);
1051 davinci_map_sysmod();
1052 }
1053
1054 int __init dm355_init_video(struct vpfe_config *vpfe_cfg,
1055 struct vpbe_config *vpbe_cfg)
1056 {
1057 if (vpfe_cfg || vpbe_cfg)
1058 platform_device_register(&dm355_vpss_device);
1059
1060 if (vpfe_cfg) {
1061 vpfe_capture_dev.dev.platform_data = vpfe_cfg;
1062 platform_device_register(&dm355_ccdc_dev);
1063 platform_device_register(&vpfe_capture_dev);
1064 }
1065
1066 if (vpbe_cfg) {
1067 dm355_vpbe_dev.dev.platform_data = vpbe_cfg;
1068 platform_device_register(&dm355_osd_dev);
1069 platform_device_register(&dm355_venc_dev);
1070 platform_device_register(&dm355_vpbe_dev);
1071 platform_device_register(&dm355_vpbe_display);
1072 }
1073
1074 return 0;
1075 }
1076
1077 static int __init dm355_init_devices(void)
1078 {
1079 if (!cpu_is_davinci_dm355())
1080 return 0;
1081
1082 davinci_cfg_reg(DM355_INT_EDMA_CC);
1083 platform_device_register(&dm355_edma_device);
1084
1085 return 0;
1086 }
1087 postcore_initcall(dm355_init_devices);
Linux for the MCST Elbrus 2000 architecture