?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
radix-tree: use iterators in find_get_pages* functions
[linux/fpc-iii.git] / drivers / gpio / gpio-omap.c
blobf49bd6f47a504b0ec732173e202f6f3dca716afd
1 /*
2 * Support functions for OMAP GPIO
3 *
4 * Copyright (C) 2003-2005 Nokia Corporation
5 * Written by Juha Yrjölä <juha.yrjola@nokia.com>
6 *
7 * Copyright (C) 2009 Texas Instruments
8 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15 #include <linux/init.h>
16 #include <linux/module.h>
17 #include <linux/interrupt.h>
18 #include <linux/syscore_ops.h>
19 #include <linux/err.h>
20 #include <linux/clk.h>
21 #include <linux/io.h>
22 #include <linux/slab.h>
23 #include <linux/pm_runtime.h>
24 #include <linux/pm.h>
25
26 #include <mach/hardware.h>
27 #include <asm/irq.h>
28 #include <mach/irqs.h>
29 #include <asm/gpio.h>
30 #include <asm/mach/irq.h>
31
32 #define OFF_MODE 1
33
34 static LIST_HEAD(omap_gpio_list);
35
36 struct gpio_regs {
37 u32 irqenable1;
38 u32 irqenable2;
39 u32 wake_en;
40 u32 ctrl;
41 u32 oe;
42 u32 leveldetect0;
43 u32 leveldetect1;
44 u32 risingdetect;
45 u32 fallingdetect;
46 u32 dataout;
47 u32 debounce;
48 u32 debounce_en;
49 };
50
51 struct gpio_bank {
52 struct list_head node;
53 unsigned long pbase;
54 void __iomem *base;
55 u16 irq;
56 u16 virtual_irq_start;
57 u32 suspend_wakeup;
58 u32 saved_wakeup;
59 u32 non_wakeup_gpios;
60 u32 enabled_non_wakeup_gpios;
61 struct gpio_regs context;
62 u32 saved_datain;
63 u32 saved_fallingdetect;
64 u32 saved_risingdetect;
65 u32 level_mask;
66 u32 toggle_mask;
67 spinlock_t lock;
68 struct gpio_chip chip;
69 struct clk *dbck;
70 u32 mod_usage;
71 u32 dbck_enable_mask;
72 bool dbck_enabled;
73 struct device *dev;
74 bool is_mpuio;
75 bool dbck_flag;
76 bool loses_context;
77 int stride;
78 u32 width;
79 int context_loss_count;
80 u16 id;
81 int power_mode;
82 bool workaround_enabled;
83
84 void (*set_dataout)(struct gpio_bank *bank, int gpio, int enable);
85 int (*get_context_loss_count)(struct device *dev);
86
87 struct omap_gpio_reg_offs *regs;
88 };
89
90 #define GPIO_INDEX(bank, gpio) (gpio % bank->width)
91 #define GPIO_BIT(bank, gpio) (1 << GPIO_INDEX(bank, gpio))
92 #define GPIO_MOD_CTRL_BIT BIT(0)
93
94 static void _set_gpio_direction(struct gpio_bank *bank, int gpio, int is_input)
95 {
96 void __iomem *reg = bank->base;
97 u32 l;
98
99 reg += bank->regs->direction;
100 l = __raw_readl(reg);
101 if (is_input)
102 l |= 1 << gpio;
103 else
104 l &= ~(1 << gpio);
105 __raw_writel(l, reg);
106 bank->context.oe = l;
107 }
108
109
110 /* set data out value using dedicate set/clear register */
111 static void _set_gpio_dataout_reg(struct gpio_bank *bank, int gpio, int enable)
112 {
113 void __iomem *reg = bank->base;
114 u32 l = GPIO_BIT(bank, gpio);
115
116 if (enable)
117 reg += bank->regs->set_dataout;
118 else
119 reg += bank->regs->clr_dataout;
120
121 __raw_writel(l, reg);
122 }
123
124 /* set data out value using mask register */
125 static void _set_gpio_dataout_mask(struct gpio_bank *bank, int gpio, int enable)
126 {
127 void __iomem *reg = bank->base + bank->regs->dataout;
128 u32 gpio_bit = GPIO_BIT(bank, gpio);
129 u32 l;
130
131 l = __raw_readl(reg);
132 if (enable)
133 l |= gpio_bit;
134 else
135 l &= ~gpio_bit;
136 __raw_writel(l, reg);
137 bank->context.dataout = l;
138 }
139
140 static int _get_gpio_datain(struct gpio_bank *bank, int gpio)
141 {
142 void __iomem *reg = bank->base + bank->regs->datain;
143
144 return (__raw_readl(reg) & GPIO_BIT(bank, gpio)) != 0;
145 }
146
147 static int _get_gpio_dataout(struct gpio_bank *bank, int gpio)
148 {
149 void __iomem *reg = bank->base + bank->regs->dataout;
150
151 return (__raw_readl(reg) & GPIO_BIT(bank, gpio)) != 0;
152 }
153
154 static inline void _gpio_rmw(void __iomem *base, u32 reg, u32 mask, bool set)
155 {
156 int l = __raw_readl(base + reg);
157
158 if (set)
159 l |= mask;
160 else
161 l &= ~mask;
162
163 __raw_writel(l, base + reg);
164 }
165
166 static inline void _gpio_dbck_enable(struct gpio_bank *bank)
167 {
168 if (bank->dbck_enable_mask && !bank->dbck_enabled) {
169 clk_enable(bank->dbck);
170 bank->dbck_enabled = true;
171 }
172 }
173
174 static inline void _gpio_dbck_disable(struct gpio_bank *bank)
175 {
176 if (bank->dbck_enable_mask && bank->dbck_enabled) {
177 clk_disable(bank->dbck);
178 bank->dbck_enabled = false;
179 }
180 }
181
182 /**
183 * _set_gpio_debounce - low level gpio debounce time
184 * @bank: the gpio bank we're acting upon
185 * @gpio: the gpio number on this @gpio
186 * @debounce: debounce time to use
187 *
188 * OMAP's debounce time is in 31us steps so we need
189 * to convert and round up to the closest unit.
190 */
191 static void _set_gpio_debounce(struct gpio_bank *bank, unsigned gpio,
192 unsigned debounce)
193 {
194 void __iomem *reg;
195 u32 val;
196 u32 l;
197
198 if (!bank->dbck_flag)
199 return;
200
201 if (debounce < 32)
202 debounce = 0x01;
203 else if (debounce > 7936)
204 debounce = 0xff;
205 else
206 debounce = (debounce / 0x1f) - 1;
207
208 l = GPIO_BIT(bank, gpio);
209
210 clk_enable(bank->dbck);
211 reg = bank->base + bank->regs->debounce;
212 __raw_writel(debounce, reg);
213
214 reg = bank->base + bank->regs->debounce_en;
215 val = __raw_readl(reg);
216
217 if (debounce)
218 val |= l;
219 else
220 val &= ~l;
221 bank->dbck_enable_mask = val;
222
223 __raw_writel(val, reg);
224 clk_disable(bank->dbck);
225 /*
226 * Enable debounce clock per module.
227 * This call is mandatory because in omap_gpio_request() when
228 * *_runtime_get_sync() is called, _gpio_dbck_enable() within
229 * runtime callbck fails to turn on dbck because dbck_enable_mask
230 * used within _gpio_dbck_enable() is still not initialized at
231 * that point. Therefore we have to enable dbck here.
232 */
233 _gpio_dbck_enable(bank);
234 if (bank->dbck_enable_mask) {
235 bank->context.debounce = debounce;
236 bank->context.debounce_en = val;
237 }
238 }
239
240 static inline void set_gpio_trigger(struct gpio_bank *bank, int gpio,
241 int trigger)
242 {
243 void __iomem *base = bank->base;
244 u32 gpio_bit = 1 << gpio;
245
246 _gpio_rmw(base, bank->regs->leveldetect0, gpio_bit,
247 trigger & IRQ_TYPE_LEVEL_LOW);
248 _gpio_rmw(base, bank->regs->leveldetect1, gpio_bit,
249 trigger & IRQ_TYPE_LEVEL_HIGH);
250 _gpio_rmw(base, bank->regs->risingdetect, gpio_bit,
251 trigger & IRQ_TYPE_EDGE_RISING);
252 _gpio_rmw(base, bank->regs->fallingdetect, gpio_bit,
253 trigger & IRQ_TYPE_EDGE_FALLING);
254
255 bank->context.leveldetect0 =
256 __raw_readl(bank->base + bank->regs->leveldetect0);
257 bank->context.leveldetect1 =
258 __raw_readl(bank->base + bank->regs->leveldetect1);
259 bank->context.risingdetect =
260 __raw_readl(bank->base + bank->regs->risingdetect);
261 bank->context.fallingdetect =
262 __raw_readl(bank->base + bank->regs->fallingdetect);
263
264 if (likely(!(bank->non_wakeup_gpios & gpio_bit))) {
265 _gpio_rmw(base, bank->regs->wkup_en, gpio_bit, trigger != 0);
266 bank->context.wake_en =
267 __raw_readl(bank->base + bank->regs->wkup_en);
268 }
269
270 /* This part needs to be executed always for OMAP{34xx, 44xx} */
271 if (!bank->regs->irqctrl) {
272 /* On omap24xx proceed only when valid GPIO bit is set */
273 if (bank->non_wakeup_gpios) {
274 if (!(bank->non_wakeup_gpios & gpio_bit))
275 goto exit;
276 }
277
278 /*
279 * Log the edge gpio and manually trigger the IRQ
280 * after resume if the input level changes
281 * to avoid irq lost during PER RET/OFF mode
282 * Applies for omap2 non-wakeup gpio and all omap3 gpios
283 */
284 if (trigger & IRQ_TYPE_EDGE_BOTH)
285 bank->enabled_non_wakeup_gpios |= gpio_bit;
286 else
287 bank->enabled_non_wakeup_gpios &= ~gpio_bit;
288 }
289
290 exit:
291 bank->level_mask =
292 __raw_readl(bank->base + bank->regs->leveldetect0) |
293 __raw_readl(bank->base + bank->regs->leveldetect1);
294 }
295
296 #ifdef CONFIG_ARCH_OMAP1
297 /*
298 * This only applies to chips that can't do both rising and falling edge
299 * detection at once. For all other chips, this function is a noop.
300 */
301 static void _toggle_gpio_edge_triggering(struct gpio_bank *bank, int gpio)
302 {
303 void __iomem *reg = bank->base;
304 u32 l = 0;
305
306 if (!bank->regs->irqctrl)
307 return;
308
309 reg += bank->regs->irqctrl;
310
311 l = __raw_readl(reg);
312 if ((l >> gpio) & 1)
313 l &= ~(1 << gpio);
314 else
315 l |= 1 << gpio;
316
317 __raw_writel(l, reg);
318 }
319 #else
320 static void _toggle_gpio_edge_triggering(struct gpio_bank *bank, int gpio) {}
321 #endif
322
323 static int _set_gpio_triggering(struct gpio_bank *bank, int gpio, int trigger)
324 {
325 void __iomem *reg = bank->base;
326 void __iomem *base = bank->base;
327 u32 l = 0;
328
329 if (bank->regs->leveldetect0 && bank->regs->wkup_en) {
330 set_gpio_trigger(bank, gpio, trigger);
331 } else if (bank->regs->irqctrl) {
332 reg += bank->regs->irqctrl;
333
334 l = __raw_readl(reg);
335 if ((trigger & IRQ_TYPE_SENSE_MASK) == IRQ_TYPE_EDGE_BOTH)
336 bank->toggle_mask |= 1 << gpio;
337 if (trigger & IRQ_TYPE_EDGE_RISING)
338 l |= 1 << gpio;
339 else if (trigger & IRQ_TYPE_EDGE_FALLING)
340 l &= ~(1 << gpio);
341 else
342 return -EINVAL;
343
344 __raw_writel(l, reg);
345 } else if (bank->regs->edgectrl1) {
346 if (gpio & 0x08)
347 reg += bank->regs->edgectrl2;
348 else
349 reg += bank->regs->edgectrl1;
350
351 gpio &= 0x07;
352 l = __raw_readl(reg);
353 l &= ~(3 << (gpio << 1));
354 if (trigger & IRQ_TYPE_EDGE_RISING)
355 l |= 2 << (gpio << 1);
356 if (trigger & IRQ_TYPE_EDGE_FALLING)
357 l |= 1 << (gpio << 1);
358
359 /* Enable wake-up during idle for dynamic tick */
360 _gpio_rmw(base, bank->regs->wkup_en, 1 << gpio, trigger);
361 bank->context.wake_en =
362 __raw_readl(bank->base + bank->regs->wkup_en);
363 __raw_writel(l, reg);
364 }
365 return 0;
366 }
367
368 static int gpio_irq_type(struct irq_data *d, unsigned type)
369 {
370 struct gpio_bank *bank;
371 unsigned gpio;
372 int retval;
373 unsigned long flags;
374
375 if (!cpu_class_is_omap2() && d->irq > IH_MPUIO_BASE)
376 gpio = OMAP_MPUIO(d->irq - IH_MPUIO_BASE);
377 else
378 gpio = d->irq - IH_GPIO_BASE;
379
380 if (type & ~IRQ_TYPE_SENSE_MASK)
381 return -EINVAL;
382
383 bank = irq_data_get_irq_chip_data(d);
384
385 if (!bank->regs->leveldetect0 &&
386 (type & (IRQ_TYPE_LEVEL_LOW|IRQ_TYPE_LEVEL_HIGH)))
387 return -EINVAL;
388
389 spin_lock_irqsave(&bank->lock, flags);
390 retval = _set_gpio_triggering(bank, GPIO_INDEX(bank, gpio), type);
391 spin_unlock_irqrestore(&bank->lock, flags);
392
393 if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH))
394 __irq_set_handler_locked(d->irq, handle_level_irq);
395 else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
396 __irq_set_handler_locked(d->irq, handle_edge_irq);
397
398 return retval;
399 }
400
401 static void _clear_gpio_irqbank(struct gpio_bank *bank, int gpio_mask)
402 {
403 void __iomem *reg = bank->base;
404
405 reg += bank->regs->irqstatus;
406 __raw_writel(gpio_mask, reg);
407
408 /* Workaround for clearing DSP GPIO interrupts to allow retention */
409 if (bank->regs->irqstatus2) {
410 reg = bank->base + bank->regs->irqstatus2;
411 __raw_writel(gpio_mask, reg);
412 }
413
414 /* Flush posted write for the irq status to avoid spurious interrupts */
415 __raw_readl(reg);
416 }
417
418 static inline void _clear_gpio_irqstatus(struct gpio_bank *bank, int gpio)
419 {
420 _clear_gpio_irqbank(bank, GPIO_BIT(bank, gpio));
421 }
422
423 static u32 _get_gpio_irqbank_mask(struct gpio_bank *bank)
424 {
425 void __iomem *reg = bank->base;
426 u32 l;
427 u32 mask = (1 << bank->width) - 1;
428
429 reg += bank->regs->irqenable;
430 l = __raw_readl(reg);
431 if (bank->regs->irqenable_inv)
432 l = ~l;
433 l &= mask;
434 return l;
435 }
436
437 static void _enable_gpio_irqbank(struct gpio_bank *bank, int gpio_mask)
438 {
439 void __iomem *reg = bank->base;
440 u32 l;
441
442 if (bank->regs->set_irqenable) {
443 reg += bank->regs->set_irqenable;
444 l = gpio_mask;
445 } else {
446 reg += bank->regs->irqenable;
447 l = __raw_readl(reg);
448 if (bank->regs->irqenable_inv)
449 l &= ~gpio_mask;
450 else
451 l |= gpio_mask;
452 }
453
454 __raw_writel(l, reg);
455 bank->context.irqenable1 = l;
456 }
457
458 static void _disable_gpio_irqbank(struct gpio_bank *bank, int gpio_mask)
459 {
460 void __iomem *reg = bank->base;
461 u32 l;
462
463 if (bank->regs->clr_irqenable) {
464 reg += bank->regs->clr_irqenable;
465 l = gpio_mask;
466 } else {
467 reg += bank->regs->irqenable;
468 l = __raw_readl(reg);
469 if (bank->regs->irqenable_inv)
470 l |= gpio_mask;
471 else
472 l &= ~gpio_mask;
473 }
474
475 __raw_writel(l, reg);
476 bank->context.irqenable1 = l;
477 }
478
479 static inline void _set_gpio_irqenable(struct gpio_bank *bank, int gpio, int enable)
480 {
481 _enable_gpio_irqbank(bank, GPIO_BIT(bank, gpio));
482 }
483
484 /*
485 * Note that ENAWAKEUP needs to be enabled in GPIO_SYSCONFIG register.
486 * 1510 does not seem to have a wake-up register. If JTAG is connected
487 * to the target, system will wake up always on GPIO events. While
488 * system is running all registered GPIO interrupts need to have wake-up
489 * enabled. When system is suspended, only selected GPIO interrupts need
490 * to have wake-up enabled.
491 */
492 static int _set_gpio_wakeup(struct gpio_bank *bank, int gpio, int enable)
493 {
494 u32 gpio_bit = GPIO_BIT(bank, gpio);
495 unsigned long flags;
496
497 if (bank->non_wakeup_gpios & gpio_bit) {
498 dev_err(bank->dev,
499 "Unable to modify wakeup on non-wakeup GPIO%d\n", gpio);
500 return -EINVAL;
501 }
502
503 spin_lock_irqsave(&bank->lock, flags);
504 if (enable)
505 bank->suspend_wakeup |= gpio_bit;
506 else
507 bank->suspend_wakeup &= ~gpio_bit;
508
509 spin_unlock_irqrestore(&bank->lock, flags);
510
511 return 0;
512 }
513
514 static void _reset_gpio(struct gpio_bank *bank, int gpio)
515 {
516 _set_gpio_direction(bank, GPIO_INDEX(bank, gpio), 1);
517 _set_gpio_irqenable(bank, gpio, 0);
518 _clear_gpio_irqstatus(bank, gpio);
519 _set_gpio_triggering(bank, GPIO_INDEX(bank, gpio), IRQ_TYPE_NONE);
520 }
521
522 /* Use disable_irq_wake() and enable_irq_wake() functions from drivers */
523 static int gpio_wake_enable(struct irq_data *d, unsigned int enable)
524 {
525 unsigned int gpio = d->irq - IH_GPIO_BASE;
526 struct gpio_bank *bank;
527 int retval;
528
529 bank = irq_data_get_irq_chip_data(d);
530 retval = _set_gpio_wakeup(bank, gpio, enable);
531
532 return retval;
533 }
534
535 static int omap_gpio_request(struct gpio_chip *chip, unsigned offset)
536 {
537 struct gpio_bank *bank = container_of(chip, struct gpio_bank, chip);
538 unsigned long flags;
539
540 /*
541 * If this is the first gpio_request for the bank,
542 * enable the bank module.
543 */
544 if (!bank->mod_usage)
545 pm_runtime_get_sync(bank->dev);
546
547 spin_lock_irqsave(&bank->lock, flags);
548 /* Set trigger to none. You need to enable the desired trigger with
549 * request_irq() or set_irq_type().
550 */
551 _set_gpio_triggering(bank, offset, IRQ_TYPE_NONE);
552
553 if (bank->regs->pinctrl) {
554 void __iomem *reg = bank->base + bank->regs->pinctrl;
555
556 /* Claim the pin for MPU */
557 __raw_writel(__raw_readl(reg) | (1 << offset), reg);
558 }
559
560 if (bank->regs->ctrl && !bank->mod_usage) {
561 void __iomem *reg = bank->base + bank->regs->ctrl;
562 u32 ctrl;
563
564 ctrl = __raw_readl(reg);
565 /* Module is enabled, clocks are not gated */
566 ctrl &= ~GPIO_MOD_CTRL_BIT;
567 __raw_writel(ctrl, reg);
568 bank->context.ctrl = ctrl;
569 }
570
571 bank->mod_usage |= 1 << offset;
572
573 spin_unlock_irqrestore(&bank->lock, flags);
574
575 return 0;
576 }
577
578 static void omap_gpio_free(struct gpio_chip *chip, unsigned offset)
579 {
580 struct gpio_bank *bank = container_of(chip, struct gpio_bank, chip);
581 void __iomem *base = bank->base;
582 unsigned long flags;
583
584 spin_lock_irqsave(&bank->lock, flags);
585
586 if (bank->regs->wkup_en) {
587 /* Disable wake-up during idle for dynamic tick */
588 _gpio_rmw(base, bank->regs->wkup_en, 1 << offset, 0);
589 bank->context.wake_en =
590 __raw_readl(bank->base + bank->regs->wkup_en);
591 }
592
593 bank->mod_usage &= ~(1 << offset);
594
595 if (bank->regs->ctrl && !bank->mod_usage) {
596 void __iomem *reg = bank->base + bank->regs->ctrl;
597 u32 ctrl;
598
599 ctrl = __raw_readl(reg);
600 /* Module is disabled, clocks are gated */
601 ctrl |= GPIO_MOD_CTRL_BIT;
602 __raw_writel(ctrl, reg);
603 bank->context.ctrl = ctrl;
604 }
605
606 _reset_gpio(bank, bank->chip.base + offset);
607 spin_unlock_irqrestore(&bank->lock, flags);
608
609 /*
610 * If this is the last gpio to be freed in the bank,
611 * disable the bank module.
612 */
613 if (!bank->mod_usage)
614 pm_runtime_put(bank->dev);
615 }
616
617 /*
618 * We need to unmask the GPIO bank interrupt as soon as possible to
619 * avoid missing GPIO interrupts for other lines in the bank.
620 * Then we need to mask-read-clear-unmask the triggered GPIO lines
621 * in the bank to avoid missing nested interrupts for a GPIO line.
622 * If we wait to unmask individual GPIO lines in the bank after the
623 * line's interrupt handler has been run, we may miss some nested
624 * interrupts.
625 */
626 static void gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
627 {
628 void __iomem *isr_reg = NULL;
629 u32 isr;
630 unsigned int gpio_irq, gpio_index;
631 struct gpio_bank *bank;
632 u32 retrigger = 0;
633 int unmasked = 0;
634 struct irq_chip *chip = irq_desc_get_chip(desc);
635
636 chained_irq_enter(chip, desc);
637
638 bank = irq_get_handler_data(irq);
639 isr_reg = bank->base + bank->regs->irqstatus;
640 pm_runtime_get_sync(bank->dev);
641
642 if (WARN_ON(!isr_reg))
643 goto exit;
644
645 while(1) {
646 u32 isr_saved, level_mask = 0;
647 u32 enabled;
648
649 enabled = _get_gpio_irqbank_mask(bank);
650 isr_saved = isr = __raw_readl(isr_reg) & enabled;
651
652 if (bank->level_mask)
653 level_mask = bank->level_mask & enabled;
654
655 /* clear edge sensitive interrupts before handler(s) are
656 called so that we don't miss any interrupt occurred while
657 executing them */
658 _disable_gpio_irqbank(bank, isr_saved & ~level_mask);
659 _clear_gpio_irqbank(bank, isr_saved & ~level_mask);
660 _enable_gpio_irqbank(bank, isr_saved & ~level_mask);
661
662 /* if there is only edge sensitive GPIO pin interrupts
663 configured, we could unmask GPIO bank interrupt immediately */
664 if (!level_mask && !unmasked) {
665 unmasked = 1;
666 chained_irq_exit(chip, desc);
667 }
668
669 isr |= retrigger;
670 retrigger = 0;
671 if (!isr)
672 break;
673
674 gpio_irq = bank->virtual_irq_start;
675 for (; isr != 0; isr >>= 1, gpio_irq++) {
676 gpio_index = GPIO_INDEX(bank, irq_to_gpio(gpio_irq));
677
678 if (!(isr & 1))
679 continue;
680
681 /*
682 * Some chips can't respond to both rising and falling
683 * at the same time. If this irq was requested with
684 * both flags, we need to flip the ICR data for the IRQ
685 * to respond to the IRQ for the opposite direction.
686 * This will be indicated in the bank toggle_mask.
687 */
688 if (bank->toggle_mask & (1 << gpio_index))
689 _toggle_gpio_edge_triggering(bank, gpio_index);
690
691 generic_handle_irq(gpio_irq);
692 }
693 }
694 /* if bank has any level sensitive GPIO pin interrupt
695 configured, we must unmask the bank interrupt only after
696 handler(s) are executed in order to avoid spurious bank
697 interrupt */
698 exit:
699 if (!unmasked)
700 chained_irq_exit(chip, desc);
701 pm_runtime_put(bank->dev);
702 }
703
704 static void gpio_irq_shutdown(struct irq_data *d)
705 {
706 unsigned int gpio = d->irq - IH_GPIO_BASE;
707 struct gpio_bank *bank = irq_data_get_irq_chip_data(d);
708 unsigned long flags;
709
710 spin_lock_irqsave(&bank->lock, flags);
711 _reset_gpio(bank, gpio);
712 spin_unlock_irqrestore(&bank->lock, flags);
713 }
714
715 static void gpio_ack_irq(struct irq_data *d)
716 {
717 unsigned int gpio = d->irq - IH_GPIO_BASE;
718 struct gpio_bank *bank = irq_data_get_irq_chip_data(d);
719
720 _clear_gpio_irqstatus(bank, gpio);
721 }
722
723 static void gpio_mask_irq(struct irq_data *d)
724 {
725 unsigned int gpio = d->irq - IH_GPIO_BASE;
726 struct gpio_bank *bank = irq_data_get_irq_chip_data(d);
727 unsigned long flags;
728
729 spin_lock_irqsave(&bank->lock, flags);
730 _set_gpio_irqenable(bank, gpio, 0);
731 _set_gpio_triggering(bank, GPIO_INDEX(bank, gpio), IRQ_TYPE_NONE);
732 spin_unlock_irqrestore(&bank->lock, flags);
733 }
734
735 static void gpio_unmask_irq(struct irq_data *d)
736 {
737 unsigned int gpio = d->irq - IH_GPIO_BASE;
738 struct gpio_bank *bank = irq_data_get_irq_chip_data(d);
739 unsigned int irq_mask = GPIO_BIT(bank, gpio);
740 u32 trigger = irqd_get_trigger_type(d);
741 unsigned long flags;
742
743 spin_lock_irqsave(&bank->lock, flags);
744 if (trigger)
745 _set_gpio_triggering(bank, GPIO_INDEX(bank, gpio), trigger);
746
747 /* For level-triggered GPIOs, the clearing must be done after
748 * the HW source is cleared, thus after the handler has run */
749 if (bank->level_mask & irq_mask) {
750 _set_gpio_irqenable(bank, gpio, 0);
751 _clear_gpio_irqstatus(bank, gpio);
752 }
753
754 _set_gpio_irqenable(bank, gpio, 1);
755 spin_unlock_irqrestore(&bank->lock, flags);
756 }
757
758 static struct irq_chip gpio_irq_chip = {
759 .name = "GPIO",
760 .irq_shutdown = gpio_irq_shutdown,
761 .irq_ack = gpio_ack_irq,
762 .irq_mask = gpio_mask_irq,
763 .irq_unmask = gpio_unmask_irq,
764 .irq_set_type = gpio_irq_type,
765 .irq_set_wake = gpio_wake_enable,
766 };
767
768 /*---------------------------------------------------------------------*/
769
770 static int omap_mpuio_suspend_noirq(struct device *dev)
771 {
772 struct platform_device *pdev = to_platform_device(dev);
773 struct gpio_bank *bank = platform_get_drvdata(pdev);
774 void __iomem *mask_reg = bank->base +
775 OMAP_MPUIO_GPIO_MASKIT / bank->stride;
776 unsigned long flags;
777
778 spin_lock_irqsave(&bank->lock, flags);
779 bank->saved_wakeup = __raw_readl(mask_reg);
780 __raw_writel(0xffff & ~bank->suspend_wakeup, mask_reg);
781 spin_unlock_irqrestore(&bank->lock, flags);
782
783 return 0;
784 }
785
786 static int omap_mpuio_resume_noirq(struct device *dev)
787 {
788 struct platform_device *pdev = to_platform_device(dev);
789 struct gpio_bank *bank = platform_get_drvdata(pdev);
790 void __iomem *mask_reg = bank->base +
791 OMAP_MPUIO_GPIO_MASKIT / bank->stride;
792 unsigned long flags;
793
794 spin_lock_irqsave(&bank->lock, flags);
795 __raw_writel(bank->saved_wakeup, mask_reg);
796 spin_unlock_irqrestore(&bank->lock, flags);
797
798 return 0;
799 }
800
801 static const struct dev_pm_ops omap_mpuio_dev_pm_ops = {
802 .suspend_noirq = omap_mpuio_suspend_noirq,
803 .resume_noirq = omap_mpuio_resume_noirq,
804 };
805
806 /* use platform_driver for this. */
807 static struct platform_driver omap_mpuio_driver = {
808 .driver = {
809 .name = "mpuio",
810 .pm = &omap_mpuio_dev_pm_ops,
811 },
812 };
813
814 static struct platform_device omap_mpuio_device = {
815 .name = "mpuio",
816 .id = -1,
817 .dev = {
818 .driver = &omap_mpuio_driver.driver,
819 }
820 /* could list the /proc/iomem resources */
821 };
822
823 static inline void mpuio_init(struct gpio_bank *bank)
824 {
825 platform_set_drvdata(&omap_mpuio_device, bank);
826
827 if (platform_driver_register(&omap_mpuio_driver) == 0)
828 (void) platform_device_register(&omap_mpuio_device);
829 }
830
831 /*---------------------------------------------------------------------*/
832
833 static int gpio_input(struct gpio_chip *chip, unsigned offset)
834 {
835 struct gpio_bank *bank;
836 unsigned long flags;
837
838 bank = container_of(chip, struct gpio_bank, chip);
839 spin_lock_irqsave(&bank->lock, flags);
840 _set_gpio_direction(bank, offset, 1);
841 spin_unlock_irqrestore(&bank->lock, flags);
842 return 0;
843 }
844
845 static int gpio_is_input(struct gpio_bank *bank, int mask)
846 {
847 void __iomem *reg = bank->base + bank->regs->direction;
848
849 return __raw_readl(reg) & mask;
850 }
851
852 static int gpio_get(struct gpio_chip *chip, unsigned offset)
853 {
854 struct gpio_bank *bank;
855 void __iomem *reg;
856 int gpio;
857 u32 mask;
858
859 gpio = chip->base + offset;
860 bank = container_of(chip, struct gpio_bank, chip);
861 reg = bank->base;
862 mask = GPIO_BIT(bank, gpio);
863
864 if (gpio_is_input(bank, mask))
865 return _get_gpio_datain(bank, gpio);
866 else
867 return _get_gpio_dataout(bank, gpio);
868 }
869
870 static int gpio_output(struct gpio_chip *chip, unsigned offset, int value)
871 {
872 struct gpio_bank *bank;
873 unsigned long flags;
874
875 bank = container_of(chip, struct gpio_bank, chip);
876 spin_lock_irqsave(&bank->lock, flags);
877 bank->set_dataout(bank, offset, value);
878 _set_gpio_direction(bank, offset, 0);
879 spin_unlock_irqrestore(&bank->lock, flags);
880 return 0;
881 }
882
883 static int gpio_debounce(struct gpio_chip *chip, unsigned offset,
884 unsigned debounce)
885 {
886 struct gpio_bank *bank;
887 unsigned long flags;
888
889 bank = container_of(chip, struct gpio_bank, chip);
890
891 if (!bank->dbck) {
892 bank->dbck = clk_get(bank->dev, "dbclk");
893 if (IS_ERR(bank->dbck))
894 dev_err(bank->dev, "Could not get gpio dbck\n");
895 }
896
897 spin_lock_irqsave(&bank->lock, flags);
898 _set_gpio_debounce(bank, offset, debounce);
899 spin_unlock_irqrestore(&bank->lock, flags);
900
901 return 0;
902 }
903
904 static void gpio_set(struct gpio_chip *chip, unsigned offset, int value)
905 {
906 struct gpio_bank *bank;
907 unsigned long flags;
908
909 bank = container_of(chip, struct gpio_bank, chip);
910 spin_lock_irqsave(&bank->lock, flags);
911 bank->set_dataout(bank, offset, value);
912 spin_unlock_irqrestore(&bank->lock, flags);
913 }
914
915 static int gpio_2irq(struct gpio_chip *chip, unsigned offset)
916 {
917 struct gpio_bank *bank;
918
919 bank = container_of(chip, struct gpio_bank, chip);
920 return bank->virtual_irq_start + offset;
921 }
922
923 /*---------------------------------------------------------------------*/
924
925 static void __init omap_gpio_show_rev(struct gpio_bank *bank)
926 {
927 static bool called;
928 u32 rev;
929
930 if (called || bank->regs->revision == USHRT_MAX)
931 return;
932
933 rev = __raw_readw(bank->base + bank->regs->revision);
934 pr_info("OMAP GPIO hardware version %d.%d\n",
935 (rev >> 4) & 0x0f, rev & 0x0f);
936
937 called = true;
938 }
939
940 /* This lock class tells lockdep that GPIO irqs are in a different
941 * category than their parents, so it won't report false recursion.
942 */
943 static struct lock_class_key gpio_lock_class;
944
945 static void omap_gpio_mod_init(struct gpio_bank *bank)
946 {
947 void __iomem *base = bank->base;
948 u32 l = 0xffffffff;
949
950 if (bank->width == 16)
951 l = 0xffff;
952
953 if (bank->is_mpuio) {
954 __raw_writel(l, bank->base + bank->regs->irqenable);
955 return;
956 }
957
958 _gpio_rmw(base, bank->regs->irqenable, l, bank->regs->irqenable_inv);
959 _gpio_rmw(base, bank->regs->irqstatus, l,
960 bank->regs->irqenable_inv == false);
961 _gpio_rmw(base, bank->regs->irqenable, l, bank->regs->debounce_en != 0);
962 _gpio_rmw(base, bank->regs->irqenable, l, bank->regs->ctrl != 0);
963 if (bank->regs->debounce_en)
964 _gpio_rmw(base, bank->regs->debounce_en, 0, 1);
965
966 /* Save OE default value (0xffffffff) in the context */
967 bank->context.oe = __raw_readl(bank->base + bank->regs->direction);
968 /* Initialize interface clk ungated, module enabled */
969 if (bank->regs->ctrl)
970 _gpio_rmw(base, bank->regs->ctrl, 0, 1);
971 }
972
973 static __init void
974 omap_mpuio_alloc_gc(struct gpio_bank *bank, unsigned int irq_start,
975 unsigned int num)
976 {
977 struct irq_chip_generic *gc;
978 struct irq_chip_type *ct;
979
980 gc = irq_alloc_generic_chip("MPUIO", 1, irq_start, bank->base,
981 handle_simple_irq);
982 if (!gc) {
983 dev_err(bank->dev, "Memory alloc failed for gc\n");
984 return;
985 }
986
987 ct = gc->chip_types;
988
989 /* NOTE: No ack required, reading IRQ status clears it. */
990 ct->chip.irq_mask = irq_gc_mask_set_bit;
991 ct->chip.irq_unmask = irq_gc_mask_clr_bit;
992 ct->chip.irq_set_type = gpio_irq_type;
993
994 if (bank->regs->wkup_en)
995 ct->chip.irq_set_wake = gpio_wake_enable,
996
997 ct->regs.mask = OMAP_MPUIO_GPIO_INT / bank->stride;
998 irq_setup_generic_chip(gc, IRQ_MSK(num), IRQ_GC_INIT_MASK_CACHE,
999 IRQ_NOREQUEST | IRQ_NOPROBE, 0);
1000 }
1001
1002 static void __devinit omap_gpio_chip_init(struct gpio_bank *bank)
1003 {
1004 int j;
1005 static int gpio;
1006
1007 /*
1008 * REVISIT eventually switch from OMAP-specific gpio structs
1009 * over to the generic ones
1010 */
1011 bank->chip.request = omap_gpio_request;
1012 bank->chip.free = omap_gpio_free;
1013 bank->chip.direction_input = gpio_input;
1014 bank->chip.get = gpio_get;
1015 bank->chip.direction_output = gpio_output;
1016 bank->chip.set_debounce = gpio_debounce;
1017 bank->chip.set = gpio_set;
1018 bank->chip.to_irq = gpio_2irq;
1019 if (bank->is_mpuio) {
1020 bank->chip.label = "mpuio";
1021 if (bank->regs->wkup_en)
1022 bank->chip.dev = &omap_mpuio_device.dev;
1023 bank->chip.base = OMAP_MPUIO(0);
1024 } else {
1025 bank->chip.label = "gpio";
1026 bank->chip.base = gpio;
1027 gpio += bank->width;
1028 }
1029 bank->chip.ngpio = bank->width;
1030
1031 gpiochip_add(&bank->chip);
1032
1033 for (j = bank->virtual_irq_start;
1034 j < bank->virtual_irq_start + bank->width; j++) {
1035 irq_set_lockdep_class(j, &gpio_lock_class);
1036 irq_set_chip_data(j, bank);
1037 if (bank->is_mpuio) {
1038 omap_mpuio_alloc_gc(bank, j, bank->width);
1039 } else {
1040 irq_set_chip(j, &gpio_irq_chip);
1041 irq_set_handler(j, handle_simple_irq);
1042 set_irq_flags(j, IRQF_VALID);
1043 }
1044 }
1045 irq_set_chained_handler(bank->irq, gpio_irq_handler);
1046 irq_set_handler_data(bank->irq, bank);
1047 }
1048
1049 static int __devinit omap_gpio_probe(struct platform_device *pdev)
1050 {
1051 struct omap_gpio_platform_data *pdata;
1052 struct resource *res;
1053 struct gpio_bank *bank;
1054 int ret = 0;
1055
1056 if (!pdev->dev.platform_data) {
1057 ret = -EINVAL;
1058 goto err_exit;
1059 }
1060
1061 bank = kzalloc(sizeof(struct gpio_bank), GFP_KERNEL);
1062 if (!bank) {
1063 dev_err(&pdev->dev, "Memory alloc failed for gpio_bank\n");
1064 ret = -ENOMEM;
1065 goto err_exit;
1066 }
1067
1068 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1069 if (unlikely(!res)) {
1070 dev_err(&pdev->dev, "GPIO Bank %i Invalid IRQ resource\n",
1071 pdev->id);
1072 ret = -ENODEV;
1073 goto err_free;
1074 }
1075
1076 bank->irq = res->start;
1077 bank->id = pdev->id;
1078
1079 pdata = pdev->dev.platform_data;
1080 bank->virtual_irq_start = pdata->virtual_irq_start;
1081 bank->dev = &pdev->dev;
1082 bank->dbck_flag = pdata->dbck_flag;
1083 bank->stride = pdata->bank_stride;
1084 bank->width = pdata->bank_width;
1085 bank->is_mpuio = pdata->is_mpuio;
1086 bank->non_wakeup_gpios = pdata->non_wakeup_gpios;
1087 bank->loses_context = pdata->loses_context;
1088 bank->get_context_loss_count = pdata->get_context_loss_count;
1089 bank->regs = pdata->regs;
1090
1091 if (bank->regs->set_dataout && bank->regs->clr_dataout)
1092 bank->set_dataout = _set_gpio_dataout_reg;
1093 else
1094 bank->set_dataout = _set_gpio_dataout_mask;
1095
1096 spin_lock_init(&bank->lock);
1097
1098 /* Static mapping, never released */
1099 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1100 if (unlikely(!res)) {
1101 dev_err(&pdev->dev, "GPIO Bank %i Invalid mem resource\n",
1102 pdev->id);
1103 ret = -ENODEV;
1104 goto err_free;
1105 }
1106
1107 bank->base = ioremap(res->start, resource_size(res));
1108 if (!bank->base) {
1109 dev_err(&pdev->dev, "Could not ioremap gpio bank%i\n",
1110 pdev->id);
1111 ret = -ENOMEM;
1112 goto err_free;
1113 }
1114
1115 platform_set_drvdata(pdev, bank);
1116
1117 pm_runtime_enable(bank->dev);
1118 pm_runtime_irq_safe(bank->dev);
1119 pm_runtime_get_sync(bank->dev);
1120
1121 if (bank->is_mpuio)
1122 mpuio_init(bank);
1123
1124 omap_gpio_mod_init(bank);
1125 omap_gpio_chip_init(bank);
1126 omap_gpio_show_rev(bank);
1127
1128 pm_runtime_put(bank->dev);
1129
1130 list_add_tail(&bank->node, &omap_gpio_list);
1131
1132 return ret;
1133
1134 err_free:
1135 kfree(bank);
1136 err_exit:
1137 return ret;
1138 }
1139
1140 #ifdef CONFIG_ARCH_OMAP2PLUS
1141
1142 #if defined(CONFIG_PM_SLEEP)
1143 static int omap_gpio_suspend(struct device *dev)
1144 {
1145 struct platform_device *pdev = to_platform_device(dev);
1146 struct gpio_bank *bank = platform_get_drvdata(pdev);
1147 void __iomem *base = bank->base;
1148 void __iomem *wakeup_enable;
1149 unsigned long flags;
1150
1151 if (!bank->mod_usage || !bank->loses_context)
1152 return 0;
1153
1154 if (!bank->regs->wkup_en || !bank->suspend_wakeup)
1155 return 0;
1156
1157 wakeup_enable = bank->base + bank->regs->wkup_en;
1158
1159 spin_lock_irqsave(&bank->lock, flags);
1160 bank->saved_wakeup = __raw_readl(wakeup_enable);
1161 _gpio_rmw(base, bank->regs->wkup_en, 0xffffffff, 0);
1162 _gpio_rmw(base, bank->regs->wkup_en, bank->suspend_wakeup, 1);
1163 spin_unlock_irqrestore(&bank->lock, flags);
1164
1165 return 0;
1166 }
1167
1168 static int omap_gpio_resume(struct device *dev)
1169 {
1170 struct platform_device *pdev = to_platform_device(dev);
1171 struct gpio_bank *bank = platform_get_drvdata(pdev);
1172 void __iomem *base = bank->base;
1173 unsigned long flags;
1174
1175 if (!bank->mod_usage || !bank->loses_context)
1176 return 0;
1177
1178 if (!bank->regs->wkup_en || !bank->saved_wakeup)
1179 return 0;
1180
1181 spin_lock_irqsave(&bank->lock, flags);
1182 _gpio_rmw(base, bank->regs->wkup_en, 0xffffffff, 0);
1183 _gpio_rmw(base, bank->regs->wkup_en, bank->saved_wakeup, 1);
1184 spin_unlock_irqrestore(&bank->lock, flags);
1185
1186 return 0;
1187 }
1188 #endif /* CONFIG_PM_SLEEP */
1189
1190 #if defined(CONFIG_PM_RUNTIME)
1191 static void omap_gpio_restore_context(struct gpio_bank *bank);
1192
1193 static int omap_gpio_runtime_suspend(struct device *dev)
1194 {
1195 struct platform_device *pdev = to_platform_device(dev);
1196 struct gpio_bank *bank = platform_get_drvdata(pdev);
1197 u32 l1 = 0, l2 = 0;
1198 unsigned long flags;
1199
1200 spin_lock_irqsave(&bank->lock, flags);
1201 if (bank->power_mode != OFF_MODE) {
1202 bank->power_mode = 0;
1203 goto update_gpio_context_count;
1204 }
1205 /*
1206 * If going to OFF, remove triggering for all
1207 * non-wakeup GPIOs. Otherwise spurious IRQs will be
1208 * generated. See OMAP2420 Errata item 1.101.
1209 */
1210 if (!(bank->enabled_non_wakeup_gpios))
1211 goto update_gpio_context_count;
1212
1213 bank->saved_datain = __raw_readl(bank->base +
1214 bank->regs->datain);
1215 l1 = __raw_readl(bank->base + bank->regs->fallingdetect);
1216 l2 = __raw_readl(bank->base + bank->regs->risingdetect);
1217
1218 bank->saved_fallingdetect = l1;
1219 bank->saved_risingdetect = l2;
1220 l1 &= ~bank->enabled_non_wakeup_gpios;
1221 l2 &= ~bank->enabled_non_wakeup_gpios;
1222
1223 __raw_writel(l1, bank->base + bank->regs->fallingdetect);
1224 __raw_writel(l2, bank->base + bank->regs->risingdetect);
1225
1226 bank->workaround_enabled = true;
1227
1228 update_gpio_context_count:
1229 if (bank->get_context_loss_count)
1230 bank->context_loss_count =
1231 bank->get_context_loss_count(bank->dev);
1232
1233 _gpio_dbck_disable(bank);
1234 spin_unlock_irqrestore(&bank->lock, flags);
1235
1236 return 0;
1237 }
1238
1239 static int omap_gpio_runtime_resume(struct device *dev)
1240 {
1241 struct platform_device *pdev = to_platform_device(dev);
1242 struct gpio_bank *bank = platform_get_drvdata(pdev);
1243 int context_lost_cnt_after;
1244 u32 l = 0, gen, gen0, gen1;
1245 unsigned long flags;
1246
1247 spin_lock_irqsave(&bank->lock, flags);
1248 _gpio_dbck_enable(bank);
1249 if (!bank->enabled_non_wakeup_gpios || !bank->workaround_enabled) {
1250 spin_unlock_irqrestore(&bank->lock, flags);
1251 return 0;
1252 }
1253
1254 if (bank->get_context_loss_count) {
1255 context_lost_cnt_after =
1256 bank->get_context_loss_count(bank->dev);
1257 if (context_lost_cnt_after != bank->context_loss_count ||
1258 !context_lost_cnt_after) {
1259 omap_gpio_restore_context(bank);
1260 } else {
1261 spin_unlock_irqrestore(&bank->lock, flags);
1262 return 0;
1263 }
1264 }
1265
1266 __raw_writel(bank->saved_fallingdetect,
1267 bank->base + bank->regs->fallingdetect);
1268 __raw_writel(bank->saved_risingdetect,
1269 bank->base + bank->regs->risingdetect);
1270 l = __raw_readl(bank->base + bank->regs->datain);
1271
1272 /*
1273 * Check if any of the non-wakeup interrupt GPIOs have changed
1274 * state. If so, generate an IRQ by software. This is
1275 * horribly racy, but it's the best we can do to work around
1276 * this silicon bug.
1277 */
1278 l ^= bank->saved_datain;
1279 l &= bank->enabled_non_wakeup_gpios;
1280
1281 /*
1282 * No need to generate IRQs for the rising edge for gpio IRQs
1283 * configured with falling edge only; and vice versa.
1284 */
1285 gen0 = l & bank->saved_fallingdetect;
1286 gen0 &= bank->saved_datain;
1287
1288 gen1 = l & bank->saved_risingdetect;
1289 gen1 &= ~(bank->saved_datain);
1290
1291 /* FIXME: Consider GPIO IRQs with level detections properly! */
1292 gen = l & (~(bank->saved_fallingdetect) & ~(bank->saved_risingdetect));
1293 /* Consider all GPIO IRQs needed to be updated */
1294 gen |= gen0 | gen1;
1295
1296 if (gen) {
1297 u32 old0, old1;
1298
1299 old0 = __raw_readl(bank->base + bank->regs->leveldetect0);
1300 old1 = __raw_readl(bank->base + bank->regs->leveldetect1);
1301
1302 if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
1303 __raw_writel(old0 | gen, bank->base +
1304 bank->regs->leveldetect0);
1305 __raw_writel(old1 | gen, bank->base +
1306 bank->regs->leveldetect1);
1307 }
1308
1309 if (cpu_is_omap44xx()) {
1310 __raw_writel(old0 | l, bank->base +
1311 bank->regs->leveldetect0);
1312 __raw_writel(old1 | l, bank->base +
1313 bank->regs->leveldetect1);
1314 }
1315 __raw_writel(old0, bank->base + bank->regs->leveldetect0);
1316 __raw_writel(old1, bank->base + bank->regs->leveldetect1);
1317 }
1318
1319 bank->workaround_enabled = false;
1320 spin_unlock_irqrestore(&bank->lock, flags);
1321
1322 return 0;
1323 }
1324 #endif /* CONFIG_PM_RUNTIME */
1325
1326 void omap2_gpio_prepare_for_idle(int pwr_mode)
1327 {
1328 struct gpio_bank *bank;
1329
1330 list_for_each_entry(bank, &omap_gpio_list, node) {
1331 if (!bank->mod_usage || !bank->loses_context)
1332 continue;
1333
1334 bank->power_mode = pwr_mode;
1335
1336 pm_runtime_put_sync_suspend(bank->dev);
1337 }
1338 }
1339
1340 void omap2_gpio_resume_after_idle(void)
1341 {
1342 struct gpio_bank *bank;
1343
1344 list_for_each_entry(bank, &omap_gpio_list, node) {
1345 if (!bank->mod_usage || !bank->loses_context)
1346 continue;
1347
1348 pm_runtime_get_sync(bank->dev);
1349 }
1350 }
1351
1352 #if defined(CONFIG_PM_RUNTIME)
1353 static void omap_gpio_restore_context(struct gpio_bank *bank)
1354 {
1355 __raw_writel(bank->context.wake_en,
1356 bank->base + bank->regs->wkup_en);
1357 __raw_writel(bank->context.ctrl, bank->base + bank->regs->ctrl);
1358 __raw_writel(bank->context.leveldetect0,
1359 bank->base + bank->regs->leveldetect0);
1360 __raw_writel(bank->context.leveldetect1,
1361 bank->base + bank->regs->leveldetect1);
1362 __raw_writel(bank->context.risingdetect,
1363 bank->base + bank->regs->risingdetect);
1364 __raw_writel(bank->context.fallingdetect,
1365 bank->base + bank->regs->fallingdetect);
1366 if (bank->regs->set_dataout && bank->regs->clr_dataout)
1367 __raw_writel(bank->context.dataout,
1368 bank->base + bank->regs->set_dataout);
1369 else
1370 __raw_writel(bank->context.dataout,
1371 bank->base + bank->regs->dataout);
1372 __raw_writel(bank->context.oe, bank->base + bank->regs->direction);
1373
1374 if (bank->dbck_enable_mask) {
1375 __raw_writel(bank->context.debounce, bank->base +
1376 bank->regs->debounce);
1377 __raw_writel(bank->context.debounce_en,
1378 bank->base + bank->regs->debounce_en);
1379 }
1380
1381 __raw_writel(bank->context.irqenable1,
1382 bank->base + bank->regs->irqenable);
1383 __raw_writel(bank->context.irqenable2,
1384 bank->base + bank->regs->irqenable2);
1385 }
1386 #endif /* CONFIG_PM_RUNTIME */
1387 #else
1388 #define omap_gpio_suspend NULL
1389 #define omap_gpio_resume NULL
1390 #define omap_gpio_runtime_suspend NULL
1391 #define omap_gpio_runtime_resume NULL
1392 #endif
1393
1394 static const struct dev_pm_ops gpio_pm_ops = {
1395 SET_SYSTEM_SLEEP_PM_OPS(omap_gpio_suspend, omap_gpio_resume)
1396 SET_RUNTIME_PM_OPS(omap_gpio_runtime_suspend, omap_gpio_runtime_resume,
1397 NULL)
1398 };
1399
1400 static struct platform_driver omap_gpio_driver = {
1401 .probe = omap_gpio_probe,
1402 .driver = {
1403 .name = "omap_gpio",
1404 .pm = &gpio_pm_ops,
1405 },
1406 };
1407
1408 /*
1409 * gpio driver register needs to be done before
1410 * machine_init functions access gpio APIs.
1411 * Hence omap_gpio_drv_reg() is a postcore_initcall.
1412 */
1413 static int __init omap_gpio_drv_reg(void)
1414 {
1415 return platform_driver_register(&omap_gpio_driver);
1416 }
1417 postcore_initcall(omap_gpio_drv_reg);
Linux with added FPC-III support