?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
net/mlx4_en: Move filters cleanup to a proper location
[linux/fpc-iii.git] / drivers / net / wireless / intel / iwlwifi / mvm / coex.c
bloba63f5bbb1ba7f925b7e5216128ee0e38fb10c781
1 /******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
8 * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved.
9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23 * USA
24 *
25 * The full GNU General Public License is included in this distribution
26 * in the file called COPYING.
27 *
28 * Contact Information:
29 * Intel Linux Wireless <linuxwifi@intel.com>
30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31 *
32 * BSD LICENSE
33 *
34 * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved.
35 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
36 * All rights reserved.
37 *
38 * Redistribution and use in source and binary forms, with or without
39 * modification, are permitted provided that the following conditions
40 * are met:
41 *
42 * * Redistributions of source code must retain the above copyright
43 * notice, this list of conditions and the following disclaimer.
44 * * Redistributions in binary form must reproduce the above copyright
45 * notice, this list of conditions and the following disclaimer in
46 * the documentation and/or other materials provided with the
47 * distribution.
48 * * Neither the name Intel Corporation nor the names of its
49 * contributors may be used to endorse or promote products derived
50 * from this software without specific prior written permission.
51 *
52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63 *
64 *****************************************************************************/
65
66 #include <linux/ieee80211.h>
67 #include <linux/etherdevice.h>
68 #include <net/mac80211.h>
69
70 #include "fw-api-coex.h"
71 #include "iwl-modparams.h"
72 #include "mvm.h"
73 #include "iwl-debug.h"
74
75 /* 20MHz / 40MHz below / 40Mhz above*/
76 static const __le64 iwl_ci_mask[][3] = {
77 /* dummy entry for channel 0 */
78 {cpu_to_le64(0), cpu_to_le64(0), cpu_to_le64(0)},
79 {
80 cpu_to_le64(0x0000001FFFULL),
81 cpu_to_le64(0x0ULL),
82 cpu_to_le64(0x00007FFFFFULL),
83 },
84 {
85 cpu_to_le64(0x000000FFFFULL),
86 cpu_to_le64(0x0ULL),
87 cpu_to_le64(0x0003FFFFFFULL),
88 },
89 {
90 cpu_to_le64(0x000003FFFCULL),
91 cpu_to_le64(0x0ULL),
92 cpu_to_le64(0x000FFFFFFCULL),
93 },
94 {
95 cpu_to_le64(0x00001FFFE0ULL),
96 cpu_to_le64(0x0ULL),
97 cpu_to_le64(0x007FFFFFE0ULL),
98 },
99 {
100 cpu_to_le64(0x00007FFF80ULL),
101 cpu_to_le64(0x00007FFFFFULL),
102 cpu_to_le64(0x01FFFFFF80ULL),
103 },
104 {
105 cpu_to_le64(0x0003FFFC00ULL),
106 cpu_to_le64(0x0003FFFFFFULL),
107 cpu_to_le64(0x0FFFFFFC00ULL),
108 },
109 {
110 cpu_to_le64(0x000FFFF000ULL),
111 cpu_to_le64(0x000FFFFFFCULL),
112 cpu_to_le64(0x3FFFFFF000ULL),
113 },
114 {
115 cpu_to_le64(0x007FFF8000ULL),
116 cpu_to_le64(0x007FFFFFE0ULL),
117 cpu_to_le64(0xFFFFFF8000ULL),
118 },
119 {
120 cpu_to_le64(0x01FFFE0000ULL),
121 cpu_to_le64(0x01FFFFFF80ULL),
122 cpu_to_le64(0xFFFFFE0000ULL),
123 },
124 {
125 cpu_to_le64(0x0FFFF00000ULL),
126 cpu_to_le64(0x0FFFFFFC00ULL),
127 cpu_to_le64(0x0ULL),
128 },
129 {
130 cpu_to_le64(0x3FFFC00000ULL),
131 cpu_to_le64(0x3FFFFFF000ULL),
132 cpu_to_le64(0x0)
133 },
134 {
135 cpu_to_le64(0xFFFE000000ULL),
136 cpu_to_le64(0xFFFFFF8000ULL),
137 cpu_to_le64(0x0)
138 },
139 {
140 cpu_to_le64(0xFFF8000000ULL),
141 cpu_to_le64(0xFFFFFE0000ULL),
142 cpu_to_le64(0x0)
143 },
144 {
145 cpu_to_le64(0xFFC0000000ULL),
146 cpu_to_le64(0x0ULL),
147 cpu_to_le64(0x0ULL)
148 },
149 };
150
151 struct corunning_block_luts {
152 u8 range;
153 __le32 lut20[BT_COEX_CORUN_LUT_SIZE];
154 };
155
156 /*
157 * Ranges for the antenna coupling calibration / co-running block LUT:
158 * LUT0: [ 0, 12[
159 * LUT1: [12, 20[
160 * LUT2: [20, 21[
161 * LUT3: [21, 23[
162 * LUT4: [23, 27[
163 * LUT5: [27, 30[
164 * LUT6: [30, 32[
165 * LUT7: [32, 33[
166 * LUT8: [33, - [
167 */
168 static const struct corunning_block_luts antenna_coupling_ranges[] = {
169 {
170 .range = 0,
171 .lut20 = {
172 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
173 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
174 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
175 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
176 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
177 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
178 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
179 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
180 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
181 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
182 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
183 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
184 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
185 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
186 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
187 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
188 },
189 },
190 {
191 .range = 12,
192 .lut20 = {
193 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
194 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
195 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
196 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
197 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
198 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
199 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
200 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
201 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
202 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
203 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
204 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
205 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
206 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
207 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
208 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
209 },
210 },
211 {
212 .range = 20,
213 .lut20 = {
214 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
215 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
216 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
217 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
218 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
219 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
220 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
221 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
222 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
223 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
224 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
225 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
226 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
227 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
228 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
229 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
230 },
231 },
232 {
233 .range = 21,
234 .lut20 = {
235 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
236 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
237 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
238 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
239 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
240 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
241 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
242 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
243 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
244 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
245 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
246 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
247 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
248 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
249 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
250 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
251 },
252 },
253 {
254 .range = 23,
255 .lut20 = {
256 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
257 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
258 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
259 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
260 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
261 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
262 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
263 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
264 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
265 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
266 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
267 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
268 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
269 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
270 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
271 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
272 },
273 },
274 {
275 .range = 27,
276 .lut20 = {
277 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
278 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
279 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
280 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
281 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
282 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
283 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
284 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
285 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
286 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
287 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
288 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
289 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
290 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
291 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
292 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
293 },
294 },
295 {
296 .range = 30,
297 .lut20 = {
298 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
299 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
300 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
301 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
302 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
303 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
304 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
305 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
306 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
307 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
308 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
309 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
310 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
311 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
312 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
313 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
314 },
315 },
316 {
317 .range = 32,
318 .lut20 = {
319 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
320 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
321 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
322 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
323 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
324 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
325 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
326 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
327 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
328 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
329 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
330 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
331 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
332 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
333 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
334 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
335 },
336 },
337 {
338 .range = 33,
339 .lut20 = {
340 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
341 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
342 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
343 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
344 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
345 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
346 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
347 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
348 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
349 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
350 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
351 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
352 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
353 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
354 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
355 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
356 },
357 },
358 };
359
360 static enum iwl_bt_coex_lut_type
361 iwl_get_coex_type(struct iwl_mvm *mvm, const struct ieee80211_vif *vif)
362 {
363 struct ieee80211_chanctx_conf *chanctx_conf;
364 enum iwl_bt_coex_lut_type ret;
365 u16 phy_ctx_id;
366 u32 primary_ch_phy_id, secondary_ch_phy_id;
367
368 /*
369 * Checking that we hold mvm->mutex is a good idea, but the rate
370 * control can't acquire the mutex since it runs in Tx path.
371 * So this is racy in that case, but in the worst case, the AMPDU
372 * size limit will be wrong for a short time which is not a big
373 * issue.
374 */
375
376 rcu_read_lock();
377
378 chanctx_conf = rcu_dereference(vif->chanctx_conf);
379
380 if (!chanctx_conf ||
381 chanctx_conf->def.chan->band != NL80211_BAND_2GHZ) {
382 rcu_read_unlock();
383 return BT_COEX_INVALID_LUT;
384 }
385
386 ret = BT_COEX_TX_DIS_LUT;
387
388 if (mvm->cfg->bt_shared_single_ant) {
389 rcu_read_unlock();
390 return ret;
391 }
392
393 phy_ctx_id = *((u16 *)chanctx_conf->drv_priv);
394 primary_ch_phy_id = le32_to_cpu(mvm->last_bt_ci_cmd.primary_ch_phy_id);
395 secondary_ch_phy_id =
396 le32_to_cpu(mvm->last_bt_ci_cmd.secondary_ch_phy_id);
397
398 if (primary_ch_phy_id == phy_ctx_id)
399 ret = le32_to_cpu(mvm->last_bt_notif.primary_ch_lut);
400 else if (secondary_ch_phy_id == phy_ctx_id)
401 ret = le32_to_cpu(mvm->last_bt_notif.secondary_ch_lut);
402 /* else - default = TX TX disallowed */
403
404 rcu_read_unlock();
405
406 return ret;
407 }
408
409 int iwl_send_bt_init_conf(struct iwl_mvm *mvm)
410 {
411 struct iwl_bt_coex_cmd bt_cmd = {};
412 u32 mode;
413
414 lockdep_assert_held(&mvm->mutex);
415
416 if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) {
417 switch (mvm->bt_force_ant_mode) {
418 case BT_FORCE_ANT_BT:
419 mode = BT_COEX_BT;
420 break;
421 case BT_FORCE_ANT_WIFI:
422 mode = BT_COEX_WIFI;
423 break;
424 default:
425 WARN_ON(1);
426 mode = 0;
427 }
428
429 bt_cmd.mode = cpu_to_le32(mode);
430 goto send_cmd;
431 }
432
433 mode = iwlwifi_mod_params.bt_coex_active ? BT_COEX_NW : BT_COEX_DISABLE;
434 bt_cmd.mode = cpu_to_le32(mode);
435
436 if (IWL_MVM_BT_COEX_SYNC2SCO)
437 bt_cmd.enabled_modules |=
438 cpu_to_le32(BT_COEX_SYNC2SCO_ENABLED);
439
440 if (iwl_mvm_bt_is_plcr_supported(mvm))
441 bt_cmd.enabled_modules |= cpu_to_le32(BT_COEX_CORUN_ENABLED);
442
443 if (iwl_mvm_is_mplut_supported(mvm))
444 bt_cmd.enabled_modules |= cpu_to_le32(BT_COEX_MPLUT_ENABLED);
445
446 bt_cmd.enabled_modules |= cpu_to_le32(BT_COEX_HIGH_BAND_RET);
447
448 send_cmd:
449 memset(&mvm->last_bt_notif, 0, sizeof(mvm->last_bt_notif));
450 memset(&mvm->last_bt_ci_cmd, 0, sizeof(mvm->last_bt_ci_cmd));
451
452 return iwl_mvm_send_cmd_pdu(mvm, BT_CONFIG, 0, sizeof(bt_cmd), &bt_cmd);
453 }
454
455 static int iwl_mvm_bt_coex_reduced_txp(struct iwl_mvm *mvm, u8 sta_id,
456 bool enable)
457 {
458 struct iwl_bt_coex_reduced_txp_update_cmd cmd = {};
459 struct iwl_mvm_sta *mvmsta;
460 u32 value;
461 int ret;
462
463 mvmsta = iwl_mvm_sta_from_staid_protected(mvm, sta_id);
464 if (!mvmsta)
465 return 0;
466
467 /* nothing to do */
468 if (mvmsta->bt_reduced_txpower == enable)
469 return 0;
470
471 value = mvmsta->sta_id;
472
473 if (enable)
474 value |= BT_REDUCED_TX_POWER_BIT;
475
476 IWL_DEBUG_COEX(mvm, "%sable reduced Tx Power for sta %d\n",
477 enable ? "en" : "dis", sta_id);
478
479 cmd.reduced_txp = cpu_to_le32(value);
480 mvmsta->bt_reduced_txpower = enable;
481
482 ret = iwl_mvm_send_cmd_pdu(mvm, BT_COEX_UPDATE_REDUCED_TXP, CMD_ASYNC,
483 sizeof(cmd), &cmd);
484
485 return ret;
486 }
487
488 struct iwl_bt_iterator_data {
489 struct iwl_bt_coex_profile_notif *notif;
490 struct iwl_mvm *mvm;
491 struct ieee80211_chanctx_conf *primary;
492 struct ieee80211_chanctx_conf *secondary;
493 bool primary_ll;
494 };
495
496 static inline
497 void iwl_mvm_bt_coex_enable_rssi_event(struct iwl_mvm *mvm,
498 struct ieee80211_vif *vif,
499 bool enable, int rssi)
500 {
501 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
502
503 mvmvif->bf_data.last_bt_coex_event = rssi;
504 mvmvif->bf_data.bt_coex_max_thold =
505 enable ? -IWL_MVM_BT_COEX_EN_RED_TXP_THRESH : 0;
506 mvmvif->bf_data.bt_coex_min_thold =
507 enable ? -IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH : 0;
508 }
509
510 /* must be called under rcu_read_lock */
511 static void iwl_mvm_bt_notif_iterator(void *_data, u8 *mac,
512 struct ieee80211_vif *vif)
513 {
514 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
515 struct iwl_bt_iterator_data *data = _data;
516 struct iwl_mvm *mvm = data->mvm;
517 struct ieee80211_chanctx_conf *chanctx_conf;
518 /* default smps_mode is AUTOMATIC - only used for client modes */
519 enum ieee80211_smps_mode smps_mode = IEEE80211_SMPS_AUTOMATIC;
520 u32 bt_activity_grading;
521 int ave_rssi;
522
523 lockdep_assert_held(&mvm->mutex);
524
525 switch (vif->type) {
526 case NL80211_IFTYPE_STATION:
527 break;
528 case NL80211_IFTYPE_AP:
529 if (!mvmvif->ap_ibss_active)
530 return;
531 break;
532 default:
533 return;
534 }
535
536 chanctx_conf = rcu_dereference(vif->chanctx_conf);
537
538 /* If channel context is invalid or not on 2.4GHz .. */
539 if ((!chanctx_conf ||
540 chanctx_conf->def.chan->band != NL80211_BAND_2GHZ)) {
541 if (vif->type == NL80211_IFTYPE_STATION) {
542 /* ... relax constraints and disable rssi events */
543 iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
544 smps_mode);
545 iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id,
546 false);
547 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
548 }
549 return;
550 }
551
552 bt_activity_grading = le32_to_cpu(data->notif->bt_activity_grading);
553 if (bt_activity_grading >= BT_HIGH_TRAFFIC)
554 smps_mode = IEEE80211_SMPS_STATIC;
555 else if (bt_activity_grading >= BT_LOW_TRAFFIC)
556 smps_mode = IEEE80211_SMPS_DYNAMIC;
557
558 /* relax SMPS constraints for next association */
559 if (!vif->bss_conf.assoc)
560 smps_mode = IEEE80211_SMPS_AUTOMATIC;
561
562 if (mvmvif->phy_ctxt &&
563 IWL_COEX_IS_RRC_ON(mvm->last_bt_notif.ttc_rrc_status,
564 mvmvif->phy_ctxt->id))
565 smps_mode = IEEE80211_SMPS_AUTOMATIC;
566
567 IWL_DEBUG_COEX(data->mvm,
568 "mac %d: bt_activity_grading %d smps_req %d\n",
569 mvmvif->id, bt_activity_grading, smps_mode);
570
571 if (vif->type == NL80211_IFTYPE_STATION)
572 iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
573 smps_mode);
574
575 /* low latency is always primary */
576 if (iwl_mvm_vif_low_latency(mvmvif)) {
577 data->primary_ll = true;
578
579 data->secondary = data->primary;
580 data->primary = chanctx_conf;
581 }
582
583 if (vif->type == NL80211_IFTYPE_AP) {
584 if (!mvmvif->ap_ibss_active)
585 return;
586
587 if (chanctx_conf == data->primary)
588 return;
589
590 if (!data->primary_ll) {
591 /*
592 * downgrade the current primary no matter what its
593 * type is.
594 */
595 data->secondary = data->primary;
596 data->primary = chanctx_conf;
597 } else {
598 /* there is low latency vif - we will be secondary */
599 data->secondary = chanctx_conf;
600 }
601 return;
602 }
603
604 /*
605 * STA / P2P Client, try to be primary if first vif. If we are in low
606 * latency mode, we are already in primary and just don't do much
607 */
608 if (!data->primary || data->primary == chanctx_conf)
609 data->primary = chanctx_conf;
610 else if (!data->secondary)
611 /* if secondary is not NULL, it might be a GO */
612 data->secondary = chanctx_conf;
613
614 /*
615 * don't reduce the Tx power if one of these is true:
616 * we are in LOOSE
617 * single share antenna product
618 * BT is active
619 * we are associated
620 */
621 if (iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT ||
622 mvm->cfg->bt_shared_single_ant || !vif->bss_conf.assoc ||
623 le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) == BT_OFF) {
624 iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false);
625 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
626 return;
627 }
628
629 /* try to get the avg rssi from fw */
630 ave_rssi = mvmvif->bf_data.ave_beacon_signal;
631
632 /* if the RSSI isn't valid, fake it is very low */
633 if (!ave_rssi)
634 ave_rssi = -100;
635 if (ave_rssi > -IWL_MVM_BT_COEX_EN_RED_TXP_THRESH) {
636 if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true))
637 IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
638 } else if (ave_rssi < -IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH) {
639 if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false))
640 IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
641 }
642
643 /* Begin to monitor the RSSI: it may influence the reduced Tx power */
644 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, true, ave_rssi);
645 }
646
647 static void iwl_mvm_bt_coex_notif_handle(struct iwl_mvm *mvm)
648 {
649 struct iwl_bt_iterator_data data = {
650 .mvm = mvm,
651 .notif = &mvm->last_bt_notif,
652 };
653 struct iwl_bt_coex_ci_cmd cmd = {};
654 u8 ci_bw_idx;
655
656 /* Ignore updates if we are in force mode */
657 if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS))
658 return;
659
660 rcu_read_lock();
661 ieee80211_iterate_active_interfaces_atomic(
662 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
663 iwl_mvm_bt_notif_iterator, &data);
664
665 if (data.primary) {
666 struct ieee80211_chanctx_conf *chan = data.primary;
667 if (WARN_ON(!chan->def.chan)) {
668 rcu_read_unlock();
669 return;
670 }
671
672 if (chan->def.width < NL80211_CHAN_WIDTH_40) {
673 ci_bw_idx = 0;
674 } else {
675 if (chan->def.center_freq1 >
676 chan->def.chan->center_freq)
677 ci_bw_idx = 2;
678 else
679 ci_bw_idx = 1;
680 }
681
682 cmd.bt_primary_ci =
683 iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx];
684 cmd.primary_ch_phy_id =
685 cpu_to_le32(*((u16 *)data.primary->drv_priv));
686 }
687
688 if (data.secondary) {
689 struct ieee80211_chanctx_conf *chan = data.secondary;
690 if (WARN_ON(!data.secondary->def.chan)) {
691 rcu_read_unlock();
692 return;
693 }
694
695 if (chan->def.width < NL80211_CHAN_WIDTH_40) {
696 ci_bw_idx = 0;
697 } else {
698 if (chan->def.center_freq1 >
699 chan->def.chan->center_freq)
700 ci_bw_idx = 2;
701 else
702 ci_bw_idx = 1;
703 }
704
705 cmd.bt_secondary_ci =
706 iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx];
707 cmd.secondary_ch_phy_id =
708 cpu_to_le32(*((u16 *)data.secondary->drv_priv));
709 }
710
711 rcu_read_unlock();
712
713 /* Don't spam the fw with the same command over and over */
714 if (memcmp(&cmd, &mvm->last_bt_ci_cmd, sizeof(cmd))) {
715 if (iwl_mvm_send_cmd_pdu(mvm, BT_COEX_CI, 0,
716 sizeof(cmd), &cmd))
717 IWL_ERR(mvm, "Failed to send BT_CI cmd\n");
718 memcpy(&mvm->last_bt_ci_cmd, &cmd, sizeof(cmd));
719 }
720 }
721
722 void iwl_mvm_rx_bt_coex_notif(struct iwl_mvm *mvm,
723 struct iwl_rx_cmd_buffer *rxb)
724 {
725 struct iwl_rx_packet *pkt = rxb_addr(rxb);
726 struct iwl_bt_coex_profile_notif *notif = (void *)pkt->data;
727
728 IWL_DEBUG_COEX(mvm, "BT Coex Notification received\n");
729 IWL_DEBUG_COEX(mvm, "\tBT ci compliance %d\n", notif->bt_ci_compliance);
730 IWL_DEBUG_COEX(mvm, "\tBT primary_ch_lut %d\n",
731 le32_to_cpu(notif->primary_ch_lut));
732 IWL_DEBUG_COEX(mvm, "\tBT secondary_ch_lut %d\n",
733 le32_to_cpu(notif->secondary_ch_lut));
734 IWL_DEBUG_COEX(mvm, "\tBT activity grading %d\n",
735 le32_to_cpu(notif->bt_activity_grading));
736
737 /* remember this notification for future use: rssi fluctuations */
738 memcpy(&mvm->last_bt_notif, notif, sizeof(mvm->last_bt_notif));
739
740 iwl_mvm_bt_coex_notif_handle(mvm);
741 }
742
743 void iwl_mvm_bt_rssi_event(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
744 enum ieee80211_rssi_event_data rssi_event)
745 {
746 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
747 int ret;
748
749 lockdep_assert_held(&mvm->mutex);
750
751 /* Ignore updates if we are in force mode */
752 if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS))
753 return;
754
755 /*
756 * Rssi update while not associated - can happen since the statistics
757 * are handled asynchronously
758 */
759 if (mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT)
760 return;
761
762 /* No BT - reports should be disabled */
763 if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) == BT_OFF)
764 return;
765
766 IWL_DEBUG_COEX(mvm, "RSSI for %pM is now %s\n", vif->bss_conf.bssid,
767 rssi_event == RSSI_EVENT_HIGH ? "HIGH" : "LOW");
768
769 /*
770 * Check if rssi is good enough for reduced Tx power, but not in loose
771 * scheme.
772 */
773 if (rssi_event == RSSI_EVENT_LOW || mvm->cfg->bt_shared_single_ant ||
774 iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT)
775 ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id,
776 false);
777 else
778 ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true);
779
780 if (ret)
781 IWL_ERR(mvm, "couldn't send BT_CONFIG HCMD upon RSSI event\n");
782 }
783
784 #define LINK_QUAL_AGG_TIME_LIMIT_DEF (4000)
785 #define LINK_QUAL_AGG_TIME_LIMIT_BT_ACT (1200)
786
787 u16 iwl_mvm_coex_agg_time_limit(struct iwl_mvm *mvm,
788 struct ieee80211_sta *sta)
789 {
790 struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta);
791 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(mvmsta->vif);
792 struct iwl_mvm_phy_ctxt *phy_ctxt = mvmvif->phy_ctxt;
793 enum iwl_bt_coex_lut_type lut_type;
794
795 if (IWL_COEX_IS_TTC_ON(mvm->last_bt_notif.ttc_rrc_status, phy_ctxt->id))
796 return LINK_QUAL_AGG_TIME_LIMIT_DEF;
797
798 if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
799 BT_HIGH_TRAFFIC)
800 return LINK_QUAL_AGG_TIME_LIMIT_DEF;
801
802 lut_type = iwl_get_coex_type(mvm, mvmsta->vif);
803
804 if (lut_type == BT_COEX_LOOSE_LUT || lut_type == BT_COEX_INVALID_LUT)
805 return LINK_QUAL_AGG_TIME_LIMIT_DEF;
806
807 /* tight coex, high bt traffic, reduce AGG time limit */
808 return LINK_QUAL_AGG_TIME_LIMIT_BT_ACT;
809 }
810
811 bool iwl_mvm_bt_coex_is_mimo_allowed(struct iwl_mvm *mvm,
812 struct ieee80211_sta *sta)
813 {
814 struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta);
815 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(mvmsta->vif);
816 struct iwl_mvm_phy_ctxt *phy_ctxt = mvmvif->phy_ctxt;
817 enum iwl_bt_coex_lut_type lut_type;
818
819 if (IWL_COEX_IS_TTC_ON(mvm->last_bt_notif.ttc_rrc_status, phy_ctxt->id))
820 return true;
821
822 if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
823 BT_HIGH_TRAFFIC)
824 return true;
825
826 /*
827 * In Tight / TxTxDis, BT can't Rx while we Tx, so use both antennas
828 * since BT is already killed.
829 * In Loose, BT can Rx while we Tx, so forbid MIMO to let BT Rx while
830 * we Tx.
831 * When we are in 5GHz, we'll get BT_COEX_INVALID_LUT allowing MIMO.
832 */
833 lut_type = iwl_get_coex_type(mvm, mvmsta->vif);
834 return lut_type != BT_COEX_LOOSE_LUT;
835 }
836
837 bool iwl_mvm_bt_coex_is_ant_avail(struct iwl_mvm *mvm, u8 ant)
838 {
839 /* there is no other antenna, shared antenna is always available */
840 if (mvm->cfg->bt_shared_single_ant)
841 return true;
842
843 if (ant & mvm->cfg->non_shared_ant)
844 return true;
845
846 return le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
847 BT_HIGH_TRAFFIC;
848 }
849
850 bool iwl_mvm_bt_coex_is_shared_ant_avail(struct iwl_mvm *mvm)
851 {
852 /* there is no other antenna, shared antenna is always available */
853 if (mvm->cfg->bt_shared_single_ant)
854 return true;
855
856 return le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) < BT_HIGH_TRAFFIC;
857 }
858
859 bool iwl_mvm_bt_coex_is_tpc_allowed(struct iwl_mvm *mvm,
860 enum nl80211_band band)
861 {
862 u32 bt_activity = le32_to_cpu(mvm->last_bt_notif.bt_activity_grading);
863
864 if (band != NL80211_BAND_2GHZ)
865 return false;
866
867 return bt_activity >= BT_LOW_TRAFFIC;
868 }
869
870 u8 iwl_mvm_bt_coex_tx_prio(struct iwl_mvm *mvm, struct ieee80211_hdr *hdr,
871 struct ieee80211_tx_info *info, u8 ac)
872 {
873 __le16 fc = hdr->frame_control;
874 bool mplut_enabled = iwl_mvm_is_mplut_supported(mvm);
875
876 if (info->band != NL80211_BAND_2GHZ)
877 return 0;
878
879 if (unlikely(mvm->bt_tx_prio))
880 return mvm->bt_tx_prio - 1;
881
882 if (likely(ieee80211_is_data(fc))) {
883 if (likely(ieee80211_is_data_qos(fc))) {
884 switch (ac) {
885 case IEEE80211_AC_BE:
886 return mplut_enabled ? 1 : 0;
887 case IEEE80211_AC_VI:
888 return mplut_enabled ? 2 : 3;
889 case IEEE80211_AC_VO:
890 return 3;
891 default:
892 return 0;
893 }
894 } else if (is_multicast_ether_addr(hdr->addr1)) {
895 return 3;
896 } else
897 return 0;
898 } else if (ieee80211_is_mgmt(fc)) {
899 return ieee80211_is_disassoc(fc) ? 0 : 3;
900 } else if (ieee80211_is_ctl(fc)) {
901 /* ignore cfend and cfendack frames as we never send those */
902 return 3;
903 }
904
905 return 0;
906 }
907
908 void iwl_mvm_bt_coex_vif_change(struct iwl_mvm *mvm)
909 {
910 iwl_mvm_bt_coex_notif_handle(mvm);
911 }
912
913 void iwl_mvm_rx_ant_coupling_notif(struct iwl_mvm *mvm,
914 struct iwl_rx_cmd_buffer *rxb)
915 {
916 struct iwl_rx_packet *pkt = rxb_addr(rxb);
917 u32 ant_isolation = le32_to_cpup((void *)pkt->data);
918 struct iwl_bt_coex_corun_lut_update_cmd cmd = {};
919 u8 __maybe_unused lower_bound, upper_bound;
920 u8 lut;
921
922 if (!iwl_mvm_bt_is_plcr_supported(mvm))
923 return;
924
925 lockdep_assert_held(&mvm->mutex);
926
927 /* Ignore updates if we are in force mode */
928 if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS))
929 return;
930
931 if (ant_isolation == mvm->last_ant_isol)
932 return;
933
934 for (lut = 0; lut < ARRAY_SIZE(antenna_coupling_ranges) - 1; lut++)
935 if (ant_isolation < antenna_coupling_ranges[lut + 1].range)
936 break;
937
938 lower_bound = antenna_coupling_ranges[lut].range;
939
940 if (lut < ARRAY_SIZE(antenna_coupling_ranges) - 1)
941 upper_bound = antenna_coupling_ranges[lut + 1].range;
942 else
943 upper_bound = antenna_coupling_ranges[lut].range;
944
945 IWL_DEBUG_COEX(mvm, "Antenna isolation=%d in range [%d,%d[, lut=%d\n",
946 ant_isolation, lower_bound, upper_bound, lut);
947
948 mvm->last_ant_isol = ant_isolation;
949
950 if (mvm->last_corun_lut == lut)
951 return;
952
953 mvm->last_corun_lut = lut;
954
955 /* For the moment, use the same LUT for 20GHz and 40GHz */
956 memcpy(&cmd.corun_lut20, antenna_coupling_ranges[lut].lut20,
957 sizeof(cmd.corun_lut20));
958
959 memcpy(&cmd.corun_lut40, antenna_coupling_ranges[lut].lut20,
960 sizeof(cmd.corun_lut40));
961
962 if (iwl_mvm_send_cmd_pdu(mvm, BT_COEX_UPDATE_CORUN_LUT, 0,
963 sizeof(cmd), &cmd))
964 IWL_ERR(mvm,
965 "failed to send BT_COEX_UPDATE_CORUN_LUT command\n");
966 }
Linux with added FPC-III support