Linux 2.6.31.6
[linux/fpc-iii.git] / arch / arm / plat-s3c / pm.c
blob8d97db2c7a0d37ce743a699fe02dc0be7b8e955a
1 /* linux/arch/arm/plat-s3c/pm.c
3 * Copyright 2008 Openmoko, Inc.
4 * Copyright 2004,2006,2008 Simtec Electronics
5 * Ben Dooks <ben@simtec.co.uk>
6 * http://armlinux.simtec.co.uk/
8 * S3C common power management (suspend to ram) support.
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
15 #include <linux/init.h>
16 #include <linux/suspend.h>
17 #include <linux/errno.h>
18 #include <linux/delay.h>
19 #include <linux/serial_core.h>
20 #include <linux/io.h>
22 #include <asm/cacheflush.h>
23 #include <mach/hardware.h>
24 #include <mach/map.h>
26 #include <plat/regs-serial.h>
27 #include <mach/regs-clock.h>
28 #include <mach/regs-irq.h>
29 #include <asm/irq.h>
31 #include <plat/pm.h>
32 #include <plat/pm-core.h>
34 /* for external use */
36 unsigned long s3c_pm_flags;
38 /* Debug code:
40 * This code supports debug output to the low level UARTs for use on
41 * resume before the console layer is available.
44 #ifdef CONFIG_S3C2410_PM_DEBUG
45 extern void printascii(const char *);
47 void s3c_pm_dbg(const char *fmt, ...)
49 va_list va;
50 char buff[256];
52 va_start(va, fmt);
53 vsprintf(buff, fmt, va);
54 va_end(va);
56 printascii(buff);
59 static inline void s3c_pm_debug_init(void)
61 /* restart uart clocks so we can use them to output */
62 s3c_pm_debug_init_uart();
65 #else
66 #define s3c_pm_debug_init() do { } while(0)
68 #endif /* CONFIG_S3C2410_PM_DEBUG */
70 /* Save the UART configurations if we are configured for debug. */
72 unsigned char pm_uart_udivslot;
74 #ifdef CONFIG_S3C2410_PM_DEBUG
76 struct pm_uart_save uart_save[CONFIG_SERIAL_SAMSUNG_UARTS];
78 static void s3c_pm_save_uart(unsigned int uart, struct pm_uart_save *save)
80 void __iomem *regs = S3C_VA_UARTx(uart);
82 save->ulcon = __raw_readl(regs + S3C2410_ULCON);
83 save->ucon = __raw_readl(regs + S3C2410_UCON);
84 save->ufcon = __raw_readl(regs + S3C2410_UFCON);
85 save->umcon = __raw_readl(regs + S3C2410_UMCON);
86 save->ubrdiv = __raw_readl(regs + S3C2410_UBRDIV);
88 if (pm_uart_udivslot)
89 save->udivslot = __raw_readl(regs + S3C2443_DIVSLOT);
91 S3C_PMDBG("UART[%d]: ULCON=%04x, UCON=%04x, UFCON=%04x, UBRDIV=%04x\n",
92 uart, save->ulcon, save->ucon, save->ufcon, save->ubrdiv);
95 static void s3c_pm_save_uarts(void)
97 struct pm_uart_save *save = uart_save;
98 unsigned int uart;
100 for (uart = 0; uart < CONFIG_SERIAL_SAMSUNG_UARTS; uart++, save++)
101 s3c_pm_save_uart(uart, save);
104 static void s3c_pm_restore_uart(unsigned int uart, struct pm_uart_save *save)
106 void __iomem *regs = S3C_VA_UARTx(uart);
108 s3c_pm_arch_update_uart(regs, save);
110 __raw_writel(save->ulcon, regs + S3C2410_ULCON);
111 __raw_writel(save->ucon, regs + S3C2410_UCON);
112 __raw_writel(save->ufcon, regs + S3C2410_UFCON);
113 __raw_writel(save->umcon, regs + S3C2410_UMCON);
114 __raw_writel(save->ubrdiv, regs + S3C2410_UBRDIV);
116 if (pm_uart_udivslot)
117 __raw_writel(save->udivslot, regs + S3C2443_DIVSLOT);
120 static void s3c_pm_restore_uarts(void)
122 struct pm_uart_save *save = uart_save;
123 unsigned int uart;
125 for (uart = 0; uart < CONFIG_SERIAL_SAMSUNG_UARTS; uart++, save++)
126 s3c_pm_restore_uart(uart, save);
128 #else
129 static void s3c_pm_save_uarts(void) { }
130 static void s3c_pm_restore_uarts(void) { }
131 #endif
133 /* The IRQ ext-int code goes here, it is too small to currently bother
134 * with its own file. */
136 unsigned long s3c_irqwake_intmask = 0xffffffffL;
137 unsigned long s3c_irqwake_eintmask = 0xffffffffL;
139 int s3c_irqext_wake(unsigned int irqno, unsigned int state)
141 unsigned long bit = 1L << IRQ_EINT_BIT(irqno);
143 if (!(s3c_irqwake_eintallow & bit))
144 return -ENOENT;
146 printk(KERN_INFO "wake %s for irq %d\n",
147 state ? "enabled" : "disabled", irqno);
149 if (!state)
150 s3c_irqwake_eintmask |= bit;
151 else
152 s3c_irqwake_eintmask &= ~bit;
154 return 0;
157 /* helper functions to save and restore register state */
160 * s3c_pm_do_save() - save a set of registers for restoration on resume.
161 * @ptr: Pointer to an array of registers.
162 * @count: Size of the ptr array.
164 * Run through the list of registers given, saving their contents in the
165 * array for later restoration when we wakeup.
167 void s3c_pm_do_save(struct sleep_save *ptr, int count)
169 for (; count > 0; count--, ptr++) {
170 ptr->val = __raw_readl(ptr->reg);
171 S3C_PMDBG("saved %p value %08lx\n", ptr->reg, ptr->val);
176 * s3c_pm_do_restore() - restore register values from the save list.
177 * @ptr: Pointer to an array of registers.
178 * @count: Size of the ptr array.
180 * Restore the register values saved from s3c_pm_do_save().
182 * Note, we do not use S3C_PMDBG() in here, as the system may not have
183 * restore the UARTs state yet
186 void s3c_pm_do_restore(struct sleep_save *ptr, int count)
188 for (; count > 0; count--, ptr++) {
189 printk(KERN_DEBUG "restore %p (restore %08lx, was %08x)\n",
190 ptr->reg, ptr->val, __raw_readl(ptr->reg));
192 __raw_writel(ptr->val, ptr->reg);
197 * s3c_pm_do_restore_core() - early restore register values from save list.
199 * This is similar to s3c_pm_do_restore() except we try and minimise the
200 * side effects of the function in case registers that hardware might need
201 * to work has been restored.
203 * WARNING: Do not put any debug in here that may effect memory or use
204 * peripherals, as things may be changing!
207 void s3c_pm_do_restore_core(struct sleep_save *ptr, int count)
209 for (; count > 0; count--, ptr++)
210 __raw_writel(ptr->val, ptr->reg);
213 /* s3c2410_pm_show_resume_irqs
215 * print any IRQs asserted at resume time (ie, we woke from)
217 static void s3c_pm_show_resume_irqs(int start, unsigned long which,
218 unsigned long mask)
220 int i;
222 which &= ~mask;
224 for (i = 0; i <= 31; i++) {
225 if (which & (1L<<i)) {
226 S3C_PMDBG("IRQ %d asserted at resume\n", start+i);
232 void (*pm_cpu_prep)(void);
233 void (*pm_cpu_sleep)(void);
235 #define any_allowed(mask, allow) (((mask) & (allow)) != (allow))
237 /* s3c_pm_enter
239 * central control for sleep/resume process
242 static int s3c_pm_enter(suspend_state_t state)
244 static unsigned long regs_save[16];
246 /* ensure the debug is initialised (if enabled) */
248 s3c_pm_debug_init();
250 S3C_PMDBG("%s(%d)\n", __func__, state);
252 if (pm_cpu_prep == NULL || pm_cpu_sleep == NULL) {
253 printk(KERN_ERR "%s: error: no cpu sleep function\n", __func__);
254 return -EINVAL;
257 /* check if we have anything to wake-up with... bad things seem
258 * to happen if you suspend with no wakeup (system will often
259 * require a full power-cycle)
262 if (!any_allowed(s3c_irqwake_intmask, s3c_irqwake_intallow) &&
263 !any_allowed(s3c_irqwake_eintmask, s3c_irqwake_eintallow)) {
264 printk(KERN_ERR "%s: No wake-up sources!\n", __func__);
265 printk(KERN_ERR "%s: Aborting sleep\n", __func__);
266 return -EINVAL;
269 /* store the physical address of the register recovery block */
271 s3c_sleep_save_phys = virt_to_phys(regs_save);
273 S3C_PMDBG("s3c_sleep_save_phys=0x%08lx\n", s3c_sleep_save_phys);
275 /* save all necessary core registers not covered by the drivers */
277 s3c_pm_save_gpios();
278 s3c_pm_save_uarts();
279 s3c_pm_save_core();
281 /* set the irq configuration for wake */
283 s3c_pm_configure_extint();
285 S3C_PMDBG("sleep: irq wakeup masks: %08lx,%08lx\n",
286 s3c_irqwake_intmask, s3c_irqwake_eintmask);
288 s3c_pm_arch_prepare_irqs();
290 /* call cpu specific preparation */
292 pm_cpu_prep();
294 /* flush cache back to ram */
296 flush_cache_all();
298 s3c_pm_check_store();
300 /* send the cpu to sleep... */
302 s3c_pm_arch_stop_clocks();
304 /* s3c_cpu_save will also act as our return point from when
305 * we resume as it saves its own register state and restores it
306 * during the resume. */
308 s3c_cpu_save(regs_save);
310 /* restore the cpu state using the kernel's cpu init code. */
312 cpu_init();
314 /* restore the system state */
316 s3c_pm_restore_core();
317 s3c_pm_restore_uarts();
318 s3c_pm_restore_gpios();
320 s3c_pm_debug_init();
322 /* check what irq (if any) restored the system */
324 s3c_pm_arch_show_resume_irqs();
326 S3C_PMDBG("%s: post sleep, preparing to return\n", __func__);
328 /* LEDs should now be 1110 */
329 s3c_pm_debug_smdkled(1 << 1, 0);
331 s3c_pm_check_restore();
333 /* ok, let's return from sleep */
335 S3C_PMDBG("S3C PM Resume (post-restore)\n");
336 return 0;
339 /* callback from assembly code */
340 void s3c_pm_cb_flushcache(void)
342 flush_cache_all();
345 static int s3c_pm_prepare(void)
347 /* prepare check area if configured */
349 s3c_pm_check_prepare();
350 return 0;
353 static void s3c_pm_finish(void)
355 s3c_pm_check_cleanup();
358 static struct platform_suspend_ops s3c_pm_ops = {
359 .enter = s3c_pm_enter,
360 .prepare = s3c_pm_prepare,
361 .finish = s3c_pm_finish,
362 .valid = suspend_valid_only_mem,
365 /* s3c_pm_init
367 * Attach the power management functions. This should be called
368 * from the board specific initialisation if the board supports
369 * it.
372 int __init s3c_pm_init(void)
374 printk("S3C Power Management, Copyright 2004 Simtec Electronics\n");
376 suspend_set_ops(&s3c_pm_ops);
377 return 0;