Linux 2.6.31.6
[linux/fpc-iii.git] / arch / mips / mm / sc-mips.c
blobb55c2d1b998fee54a905b4cc816d3c7196209673
1 /*
2 * Copyright (C) 2006 Chris Dearman (chris@mips.com),
3 */
4 #include <linux/init.h>
5 #include <linux/kernel.h>
6 #include <linux/sched.h>
7 #include <linux/mm.h>
9 #include <asm/mipsregs.h>
10 #include <asm/bcache.h>
11 #include <asm/cacheops.h>
12 #include <asm/page.h>
13 #include <asm/pgtable.h>
14 #include <asm/system.h>
15 #include <asm/mmu_context.h>
16 #include <asm/r4kcache.h>
19 * MIPS32/MIPS64 L2 cache handling
23 * Writeback and invalidate the secondary cache before DMA.
25 static void mips_sc_wback_inv(unsigned long addr, unsigned long size)
27 blast_scache_range(addr, addr + size);
31 * Invalidate the secondary cache before DMA.
33 static void mips_sc_inv(unsigned long addr, unsigned long size)
35 blast_inv_scache_range(addr, addr + size);
38 static void mips_sc_enable(void)
40 /* L2 cache is permanently enabled */
43 static void mips_sc_disable(void)
45 /* L2 cache is permanently enabled */
48 static struct bcache_ops mips_sc_ops = {
49 .bc_enable = mips_sc_enable,
50 .bc_disable = mips_sc_disable,
51 .bc_wback_inv = mips_sc_wback_inv,
52 .bc_inv = mips_sc_inv
55 static inline int __init mips_sc_probe(void)
57 struct cpuinfo_mips *c = &current_cpu_data;
58 unsigned int config1, config2;
59 unsigned int tmp;
61 /* Mark as not present until probe completed */
62 c->scache.flags |= MIPS_CACHE_NOT_PRESENT;
64 /* Ignore anything but MIPSxx processors */
65 if (c->isa_level != MIPS_CPU_ISA_M32R1 &&
66 c->isa_level != MIPS_CPU_ISA_M32R2 &&
67 c->isa_level != MIPS_CPU_ISA_M64R1 &&
68 c->isa_level != MIPS_CPU_ISA_M64R2)
69 return 0;
71 /* Does this MIPS32/MIPS64 CPU have a config2 register? */
72 config1 = read_c0_config1();
73 if (!(config1 & MIPS_CONF_M))
74 return 0;
76 config2 = read_c0_config2();
77 tmp = (config2 >> 4) & 0x0f;
78 if (0 < tmp && tmp <= 7)
79 c->scache.linesz = 2 << tmp;
80 else
81 return 0;
83 tmp = (config2 >> 8) & 0x0f;
84 if (0 <= tmp && tmp <= 7)
85 c->scache.sets = 64 << tmp;
86 else
87 return 0;
89 tmp = (config2 >> 0) & 0x0f;
90 if (0 <= tmp && tmp <= 7)
91 c->scache.ways = tmp + 1;
92 else
93 return 0;
95 c->scache.waysize = c->scache.sets * c->scache.linesz;
96 c->scache.waybit = __ffs(c->scache.waysize);
98 c->scache.flags &= ~MIPS_CACHE_NOT_PRESENT;
100 return 1;
103 int __cpuinit mips_sc_init(void)
105 int found = mips_sc_probe();
106 if (found) {
107 mips_sc_enable();
108 bcops = &mips_sc_ops;
110 return found;