gpio: rcar: Fix runtime PM imbalance on error
[linux/fpc-iii.git] / drivers / net / wireless / ath / ath9k / reg_mci.h
blob6251310704e3cb7567413c731faa17fd45f0faee
1 /*
2 * Copyright (c) 2015 Qualcomm Atheros Inc.
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17 #ifndef REG_MCI_H
18 #define REG_MCI_H
20 #define AR_MCI_COMMAND0 0x1800
21 #define AR_MCI_COMMAND0_HEADER 0xFF
22 #define AR_MCI_COMMAND0_HEADER_S 0
23 #define AR_MCI_COMMAND0_LEN 0x1f00
24 #define AR_MCI_COMMAND0_LEN_S 8
25 #define AR_MCI_COMMAND0_DISABLE_TIMESTAMP 0x2000
26 #define AR_MCI_COMMAND0_DISABLE_TIMESTAMP_S 13
28 #define AR_MCI_COMMAND1 0x1804
30 #define AR_MCI_COMMAND2 0x1808
31 #define AR_MCI_COMMAND2_RESET_TX 0x01
32 #define AR_MCI_COMMAND2_RESET_TX_S 0
33 #define AR_MCI_COMMAND2_RESET_RX 0x02
34 #define AR_MCI_COMMAND2_RESET_RX_S 1
35 #define AR_MCI_COMMAND2_RESET_RX_NUM_CYCLES 0x3FC
36 #define AR_MCI_COMMAND2_RESET_RX_NUM_CYCLES_S 2
37 #define AR_MCI_COMMAND2_RESET_REQ_WAKEUP 0x400
38 #define AR_MCI_COMMAND2_RESET_REQ_WAKEUP_S 10
40 #define AR_MCI_RX_CTRL 0x180c
42 #define AR_MCI_TX_CTRL 0x1810
44 * 0 = no division,
45 * 1 = divide by 2,
46 * 2 = divide by 4,
47 * 3 = divide by 8
49 #define AR_MCI_TX_CTRL_CLK_DIV 0x03
50 #define AR_MCI_TX_CTRL_CLK_DIV_S 0
51 #define AR_MCI_TX_CTRL_DISABLE_LNA_UPDATE 0x04
52 #define AR_MCI_TX_CTRL_DISABLE_LNA_UPDATE_S 2
53 #define AR_MCI_TX_CTRL_GAIN_UPDATE_FREQ 0xFFFFF8
54 #define AR_MCI_TX_CTRL_GAIN_UPDATE_FREQ_S 3
55 #define AR_MCI_TX_CTRL_GAIN_UPDATE_NUM 0xF000000
56 #define AR_MCI_TX_CTRL_GAIN_UPDATE_NUM_S 24
58 #define AR_MCI_MSG_ATTRIBUTES_TABLE 0x1814
59 #define AR_MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM 0xFFFF
60 #define AR_MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_S 0
61 #define AR_MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR 0xFFFF0000
62 #define AR_MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_S 16
64 #define AR_MCI_SCHD_TABLE_0 0x1818
65 #define AR_MCI_SCHD_TABLE_1 0x181c
66 #define AR_MCI_GPM_0 0x1820
67 #define AR_MCI_GPM_1 0x1824
68 #define AR_MCI_GPM_WRITE_PTR 0xFFFF0000
69 #define AR_MCI_GPM_WRITE_PTR_S 16
70 #define AR_MCI_GPM_BUF_LEN 0x0000FFFF
71 #define AR_MCI_GPM_BUF_LEN_S 0
73 #define AR_MCI_INTERRUPT_RAW 0x1828
75 #define AR_MCI_INTERRUPT_EN 0x182c
76 #define AR_MCI_INTERRUPT_SW_MSG_DONE 0x00000001
77 #define AR_MCI_INTERRUPT_SW_MSG_DONE_S 0
78 #define AR_MCI_INTERRUPT_CPU_INT_MSG 0x00000002
79 #define AR_MCI_INTERRUPT_CPU_INT_MSG_S 1
80 #define AR_MCI_INTERRUPT_RX_CKSUM_FAIL 0x00000004
81 #define AR_MCI_INTERRUPT_RX_CKSUM_FAIL_S 2
82 #define AR_MCI_INTERRUPT_RX_INVALID_HDR 0x00000008
83 #define AR_MCI_INTERRUPT_RX_INVALID_HDR_S 3
84 #define AR_MCI_INTERRUPT_RX_HW_MSG_FAIL 0x00000010
85 #define AR_MCI_INTERRUPT_RX_HW_MSG_FAIL_S 4
86 #define AR_MCI_INTERRUPT_RX_SW_MSG_FAIL 0x00000020
87 #define AR_MCI_INTERRUPT_RX_SW_MSG_FAIL_S 5
88 #define AR_MCI_INTERRUPT_TX_HW_MSG_FAIL 0x00000080
89 #define AR_MCI_INTERRUPT_TX_HW_MSG_FAIL_S 7
90 #define AR_MCI_INTERRUPT_TX_SW_MSG_FAIL 0x00000100
91 #define AR_MCI_INTERRUPT_TX_SW_MSG_FAIL_S 8
92 #define AR_MCI_INTERRUPT_RX_MSG 0x00000200
93 #define AR_MCI_INTERRUPT_RX_MSG_S 9
94 #define AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE 0x00000400
95 #define AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE_S 10
96 #define AR_MCI_INTERRUPT_BT_PRI 0x07fff800
97 #define AR_MCI_INTERRUPT_BT_PRI_S 11
98 #define AR_MCI_INTERRUPT_BT_PRI_THRESH 0x08000000
99 #define AR_MCI_INTERRUPT_BT_PRI_THRESH_S 27
100 #define AR_MCI_INTERRUPT_BT_FREQ 0x10000000
101 #define AR_MCI_INTERRUPT_BT_FREQ_S 28
102 #define AR_MCI_INTERRUPT_BT_STOMP 0x20000000
103 #define AR_MCI_INTERRUPT_BT_STOMP_S 29
104 #define AR_MCI_INTERRUPT_BB_AIC_IRQ 0x40000000
105 #define AR_MCI_INTERRUPT_BB_AIC_IRQ_S 30
106 #define AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT 0x80000000
107 #define AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT_S 31
109 #define AR_MCI_REMOTE_CPU_INT 0x1830
110 #define AR_MCI_REMOTE_CPU_INT_EN 0x1834
111 #define AR_MCI_INTERRUPT_RX_MSG_RAW 0x1838
112 #define AR_MCI_INTERRUPT_RX_MSG_EN 0x183c
113 #define AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET 0x00000001
114 #define AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET_S 0
115 #define AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL 0x00000002
116 #define AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL_S 1
117 #define AR_MCI_INTERRUPT_RX_MSG_CONT_NACK 0x00000004
118 #define AR_MCI_INTERRUPT_RX_MSG_CONT_NACK_S 2
119 #define AR_MCI_INTERRUPT_RX_MSG_CONT_INFO 0x00000008
120 #define AR_MCI_INTERRUPT_RX_MSG_CONT_INFO_S 3
121 #define AR_MCI_INTERRUPT_RX_MSG_CONT_RST 0x00000010
122 #define AR_MCI_INTERRUPT_RX_MSG_CONT_RST_S 4
123 #define AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO 0x00000020
124 #define AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO_S 5
125 #define AR_MCI_INTERRUPT_RX_MSG_CPU_INT 0x00000040
126 #define AR_MCI_INTERRUPT_RX_MSG_CPU_INT_S 6
127 #define AR_MCI_INTERRUPT_RX_MSG_GPM 0x00000100
128 #define AR_MCI_INTERRUPT_RX_MSG_GPM_S 8
129 #define AR_MCI_INTERRUPT_RX_MSG_LNA_INFO 0x00000200
130 #define AR_MCI_INTERRUPT_RX_MSG_LNA_INFO_S 9
131 #define AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING 0x00000400
132 #define AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING_S 10
133 #define AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING 0x00000800
134 #define AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING_S 11
135 #define AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE 0x00001000
136 #define AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE_S 12
138 #define AR_MCI_CPU_INT 0x1840
140 #define AR_MCI_RX_STATUS 0x1844
141 #define AR_MCI_RX_LAST_SCHD_MSG_INDEX 0x00000F00
142 #define AR_MCI_RX_LAST_SCHD_MSG_INDEX_S 8
143 #define AR_MCI_RX_REMOTE_SLEEP 0x00001000
144 #define AR_MCI_RX_REMOTE_SLEEP_S 12
145 #define AR_MCI_RX_MCI_CLK_REQ 0x00002000
146 #define AR_MCI_RX_MCI_CLK_REQ_S 13
148 #define AR_MCI_CONT_STATUS 0x1848
149 #define AR_MCI_CONT_RSSI_POWER 0x000000FF
150 #define AR_MCI_CONT_RSSI_POWER_S 0
151 #define AR_MCI_CONT_PRIORITY 0x0000FF00
152 #define AR_MCI_CONT_PRIORITY_S 8
153 #define AR_MCI_CONT_TXRX 0x00010000
154 #define AR_MCI_CONT_TXRX_S 16
156 #define AR_MCI_BT_PRI0 0x184c
157 #define AR_MCI_BT_PRI1 0x1850
158 #define AR_MCI_BT_PRI2 0x1854
159 #define AR_MCI_BT_PRI3 0x1858
160 #define AR_MCI_BT_PRI 0x185c
161 #define AR_MCI_WL_FREQ0 0x1860
162 #define AR_MCI_WL_FREQ1 0x1864
163 #define AR_MCI_WL_FREQ2 0x1868
164 #define AR_MCI_GAIN 0x186c
165 #define AR_MCI_WBTIMER1 0x1870
166 #define AR_MCI_WBTIMER2 0x1874
167 #define AR_MCI_WBTIMER3 0x1878
168 #define AR_MCI_WBTIMER4 0x187c
169 #define AR_MCI_MAXGAIN 0x1880
170 #define AR_MCI_HW_SCHD_TBL_CTL 0x1884
171 #define AR_MCI_HW_SCHD_TBL_D0 0x1888
172 #define AR_MCI_HW_SCHD_TBL_D1 0x188c
173 #define AR_MCI_HW_SCHD_TBL_D2 0x1890
174 #define AR_MCI_HW_SCHD_TBL_D3 0x1894
175 #define AR_MCI_TX_PAYLOAD0 0x1898
176 #define AR_MCI_TX_PAYLOAD1 0x189c
177 #define AR_MCI_TX_PAYLOAD2 0x18a0
178 #define AR_MCI_TX_PAYLOAD3 0x18a4
179 #define AR_BTCOEX_WBTIMER 0x18a8
181 #define AR_BTCOEX_CTRL 0x18ac
182 #define AR_BTCOEX_CTRL_AR9462_MODE 0x00000001
183 #define AR_BTCOEX_CTRL_AR9462_MODE_S 0
184 #define AR_BTCOEX_CTRL_WBTIMER_EN 0x00000002
185 #define AR_BTCOEX_CTRL_WBTIMER_EN_S 1
186 #define AR_BTCOEX_CTRL_MCI_MODE_EN 0x00000004
187 #define AR_BTCOEX_CTRL_MCI_MODE_EN_S 2
188 #define AR_BTCOEX_CTRL_LNA_SHARED 0x00000008
189 #define AR_BTCOEX_CTRL_LNA_SHARED_S 3
190 #define AR_BTCOEX_CTRL_PA_SHARED 0x00000010
191 #define AR_BTCOEX_CTRL_PA_SHARED_S 4
192 #define AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN 0x00000020
193 #define AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN_S 5
194 #define AR_BTCOEX_CTRL_TIME_TO_NEXT_BT_THRESH_EN 0x00000040
195 #define AR_BTCOEX_CTRL_TIME_TO_NEXT_BT_THRESH_EN_S 6
196 #define AR_BTCOEX_CTRL_NUM_ANTENNAS 0x00000180
197 #define AR_BTCOEX_CTRL_NUM_ANTENNAS_S 7
198 #define AR_BTCOEX_CTRL_RX_CHAIN_MASK 0x00000E00
199 #define AR_BTCOEX_CTRL_RX_CHAIN_MASK_S 9
200 #define AR_BTCOEX_CTRL_AGGR_THRESH 0x00007000
201 #define AR_BTCOEX_CTRL_AGGR_THRESH_S 12
202 #define AR_BTCOEX_CTRL_1_CHAIN_BCN 0x00080000
203 #define AR_BTCOEX_CTRL_1_CHAIN_BCN_S 19
204 #define AR_BTCOEX_CTRL_1_CHAIN_ACK 0x00100000
205 #define AR_BTCOEX_CTRL_1_CHAIN_ACK_S 20
206 #define AR_BTCOEX_CTRL_WAIT_BA_MARGIN 0x1FE00000
207 #define AR_BTCOEX_CTRL_WAIT_BA_MARGIN_S 28
208 #define AR_BTCOEX_CTRL_REDUCE_TXPWR 0x20000000
209 #define AR_BTCOEX_CTRL_REDUCE_TXPWR_S 29
210 #define AR_BTCOEX_CTRL_SPDT_ENABLE_10 0x40000000
211 #define AR_BTCOEX_CTRL_SPDT_ENABLE_10_S 30
212 #define AR_BTCOEX_CTRL_SPDT_POLARITY 0x80000000
213 #define AR_BTCOEX_CTRL_SPDT_POLARITY_S 31
215 #define AR_BTCOEX_WL_WEIGHTS0 0x18b0
216 #define AR_BTCOEX_WL_WEIGHTS1 0x18b4
217 #define AR_BTCOEX_WL_WEIGHTS2 0x18b8
218 #define AR_BTCOEX_WL_WEIGHTS3 0x18bc
220 #define AR_BTCOEX_MAX_TXPWR(_x) (0x18c0 + ((_x) << 2))
221 #define AR_BTCOEX_WL_LNA 0x1940
222 #define AR_BTCOEX_RFGAIN_CTRL 0x1944
223 #define AR_BTCOEX_WL_LNA_TIMEOUT 0x003FFFFF
224 #define AR_BTCOEX_WL_LNA_TIMEOUT_S 0
226 #define AR_BTCOEX_CTRL2 0x1948
227 #define AR_BTCOEX_CTRL2_TXPWR_THRESH 0x0007F800
228 #define AR_BTCOEX_CTRL2_TXPWR_THRESH_S 11
229 #define AR_BTCOEX_CTRL2_TX_CHAIN_MASK 0x00380000
230 #define AR_BTCOEX_CTRL2_TX_CHAIN_MASK_S 19
231 #define AR_BTCOEX_CTRL2_RX_DEWEIGHT 0x00400000
232 #define AR_BTCOEX_CTRL2_RX_DEWEIGHT_S 22
233 #define AR_BTCOEX_CTRL2_GPIO_OBS_SEL 0x00800000
234 #define AR_BTCOEX_CTRL2_GPIO_OBS_SEL_S 23
235 #define AR_BTCOEX_CTRL2_MAC_BB_OBS_SEL 0x01000000
236 #define AR_BTCOEX_CTRL2_MAC_BB_OBS_SEL_S 24
237 #define AR_BTCOEX_CTRL2_DESC_BASED_TXPWR_ENABLE 0x02000000
238 #define AR_BTCOEX_CTRL2_DESC_BASED_TXPWR_ENABLE_S 25
240 #define AR_BTCOEX_CTRL_SPDT_ENABLE 0x00000001
241 #define AR_BTCOEX_CTRL_SPDT_ENABLE_S 0
242 #define AR_BTCOEX_CTRL_BT_OWN_SPDT_CTRL 0x00000002
243 #define AR_BTCOEX_CTRL_BT_OWN_SPDT_CTRL_S 1
244 #define AR_BTCOEX_CTRL_USE_LATCHED_BT_ANT 0x00000004
245 #define AR_BTCOEX_CTRL_USE_LATCHED_BT_ANT_S 2
246 #define AR_GLB_WLAN_UART_INTF_EN 0x00020000
247 #define AR_GLB_WLAN_UART_INTF_EN_S 17
248 #define AR_GLB_DS_JTAG_DISABLE 0x00040000
249 #define AR_GLB_DS_JTAG_DISABLE_S 18
251 #define AR_BTCOEX_RC 0x194c
252 #define AR_BTCOEX_MAX_RFGAIN(_x) (0x1950 + ((_x) << 2))
253 #define AR_BTCOEX_DBG 0x1a50
254 #define AR_MCI_LAST_HW_MSG_HDR 0x1a54
255 #define AR_MCI_LAST_HW_MSG_BDY 0x1a58
257 #define AR_MCI_SCHD_TABLE_2 0x1a5c
258 #define AR_MCI_SCHD_TABLE_2_MEM_BASED 0x00000001
259 #define AR_MCI_SCHD_TABLE_2_MEM_BASED_S 0
260 #define AR_MCI_SCHD_TABLE_2_HW_BASED 0x00000002
261 #define AR_MCI_SCHD_TABLE_2_HW_BASED_S 1
263 #define AR_BTCOEX_CTRL3 0x1a60
264 #define AR_BTCOEX_CTRL3_CONT_INFO_TIMEOUT 0x00000fff
265 #define AR_BTCOEX_CTRL3_CONT_INFO_TIMEOUT_S 0
267 #define AR_GLB_SWREG_DISCONT_MODE 0x2002c
268 #define AR_GLB_SWREG_DISCONT_EN_BT_WLAN 0x3
270 #define AR_MCI_MISC 0x1a74
271 #define AR_MCI_MISC_HW_FIX_EN 0x00000001
272 #define AR_MCI_MISC_HW_FIX_EN_S 0
274 #define AR_MCI_DBG_CNT_CTRL 0x1a78
275 #define AR_MCI_DBG_CNT_CTRL_ENABLE 0x00000001
276 #define AR_MCI_DBG_CNT_CTRL_ENABLE_S 0
277 #define AR_MCI_DBG_CNT_CTRL_BT_LINKID 0x000007f8
278 #define AR_MCI_DBG_CNT_CTRL_BT_LINKID_S 3
280 #define MCI_STAT_ALL_BT_LINKID 0xffff
282 #define AR_MCI_INTERRUPT_DEFAULT (AR_MCI_INTERRUPT_SW_MSG_DONE | \
283 AR_MCI_INTERRUPT_RX_INVALID_HDR | \
284 AR_MCI_INTERRUPT_RX_HW_MSG_FAIL | \
285 AR_MCI_INTERRUPT_RX_SW_MSG_FAIL | \
286 AR_MCI_INTERRUPT_TX_HW_MSG_FAIL | \
287 AR_MCI_INTERRUPT_TX_SW_MSG_FAIL | \
288 AR_MCI_INTERRUPT_RX_MSG | \
289 AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE | \
290 AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT)
292 #define AR_MCI_INTERRUPT_MSG_FAIL_MASK (AR_MCI_INTERRUPT_RX_HW_MSG_FAIL | \
293 AR_MCI_INTERRUPT_RX_SW_MSG_FAIL | \
294 AR_MCI_INTERRUPT_TX_HW_MSG_FAIL | \
295 AR_MCI_INTERRUPT_TX_SW_MSG_FAIL)
297 #define AR_MCI_INTERRUPT_RX_HW_MSG_MASK (AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO | \
298 AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL | \
299 AR_MCI_INTERRUPT_RX_MSG_LNA_INFO | \
300 AR_MCI_INTERRUPT_RX_MSG_CONT_NACK | \
301 AR_MCI_INTERRUPT_RX_MSG_CONT_INFO | \
302 AR_MCI_INTERRUPT_RX_MSG_CONT_RST)
304 #define AR_MCI_INTERRUPT_RX_MSG_DEFAULT (AR_MCI_INTERRUPT_RX_MSG_GPM | \
305 AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET | \
306 AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING | \
307 AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING | \
308 AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE)
310 #endif /* REG_MCI_H */