staging:iio:adc:ad7606 move to info_mask_(shared_by_type/separate)
[linux/fpc-iii.git] / arch / sparc / include / asm / dma.h
blob3d434ef5eae3050edf30ee66647a24b6f839cd0a
1 #ifndef _ASM_SPARC_DMA_H
2 #define _ASM_SPARC_DMA_H
4 /* These are irrelevant for Sparc DMA, but we leave it in so that
5 * things can compile.
6 */
7 #define MAX_DMA_CHANNELS 8
8 #define DMA_MODE_READ 1
9 #define DMA_MODE_WRITE 2
10 #define MAX_DMA_ADDRESS (~0UL)
12 /* Useful constants */
13 #define SIZE_16MB (16*1024*1024)
14 #define SIZE_64K (64*1024)
16 /* SBUS DMA controller reg offsets */
17 #define DMA_CSR 0x00UL /* rw DMA control/status register 0x00 */
18 #define DMA_ADDR 0x04UL /* rw DMA transfer address register 0x04 */
19 #define DMA_COUNT 0x08UL /* rw DMA transfer count register 0x08 */
20 #define DMA_TEST 0x0cUL /* rw DMA test/debug register 0x0c */
22 /* Fields in the cond_reg register */
23 /* First, the version identification bits */
24 #define DMA_DEVICE_ID 0xf0000000 /* Device identification bits */
25 #define DMA_VERS0 0x00000000 /* Sunray DMA version */
26 #define DMA_ESCV1 0x40000000 /* DMA ESC Version 1 */
27 #define DMA_VERS1 0x80000000 /* DMA rev 1 */
28 #define DMA_VERS2 0xa0000000 /* DMA rev 2 */
29 #define DMA_VERHME 0xb0000000 /* DMA hme gate array */
30 #define DMA_VERSPLUS 0x90000000 /* DMA rev 1 PLUS */
32 #define DMA_HNDL_INTR 0x00000001 /* An IRQ needs to be handled */
33 #define DMA_HNDL_ERROR 0x00000002 /* We need to take an error */
34 #define DMA_FIFO_ISDRAIN 0x0000000c /* The DMA FIFO is draining */
35 #define DMA_INT_ENAB 0x00000010 /* Turn on interrupts */
36 #define DMA_FIFO_INV 0x00000020 /* Invalidate the FIFO */
37 #define DMA_ACC_SZ_ERR 0x00000040 /* The access size was bad */
38 #define DMA_FIFO_STDRAIN 0x00000040 /* DMA_VERS1 Drain the FIFO */
39 #define DMA_RST_SCSI 0x00000080 /* Reset the SCSI controller */
40 #define DMA_RST_ENET DMA_RST_SCSI /* Reset the ENET controller */
41 #define DMA_ST_WRITE 0x00000100 /* write from device to memory */
42 #define DMA_ENABLE 0x00000200 /* Fire up DMA, handle requests */
43 #define DMA_PEND_READ 0x00000400 /* DMA_VERS1/0/PLUS Pending Read */
44 #define DMA_ESC_BURST 0x00000800 /* 1=16byte 0=32byte */
45 #define DMA_READ_AHEAD 0x00001800 /* DMA read ahead partial longword */
46 #define DMA_DSBL_RD_DRN 0x00001000 /* No EC drain on slave reads */
47 #define DMA_BCNT_ENAB 0x00002000 /* If on, use the byte counter */
48 #define DMA_TERM_CNTR 0x00004000 /* Terminal counter */
49 #define DMA_SCSI_SBUS64 0x00008000 /* HME: Enable 64-bit SBUS mode. */
50 #define DMA_CSR_DISAB 0x00010000 /* No FIFO drains during csr */
51 #define DMA_SCSI_DISAB 0x00020000 /* No FIFO drains during reg */
52 #define DMA_DSBL_WR_INV 0x00020000 /* No EC inval. on slave writes */
53 #define DMA_ADD_ENABLE 0x00040000 /* Special ESC DVMA optimization */
54 #define DMA_E_BURSTS 0x000c0000 /* ENET: SBUS r/w burst mask */
55 #define DMA_E_BURST32 0x00040000 /* ENET: SBUS 32 byte r/w burst */
56 #define DMA_E_BURST16 0x00000000 /* ENET: SBUS 16 byte r/w burst */
57 #define DMA_BRST_SZ 0x000c0000 /* SCSI: SBUS r/w burst size */
58 #define DMA_BRST64 0x000c0000 /* SCSI: 64byte bursts (HME on UltraSparc only) */
59 #define DMA_BRST32 0x00040000 /* SCSI: 32byte bursts */
60 #define DMA_BRST16 0x00000000 /* SCSI: 16byte bursts */
61 #define DMA_BRST0 0x00080000 /* SCSI: no bursts (non-HME gate arrays) */
62 #define DMA_ADDR_DISAB 0x00100000 /* No FIFO drains during addr */
63 #define DMA_2CLKS 0x00200000 /* Each transfer = 2 clock ticks */
64 #define DMA_3CLKS 0x00400000 /* Each transfer = 3 clock ticks */
65 #define DMA_EN_ENETAUI DMA_3CLKS /* Put lance into AUI-cable mode */
66 #define DMA_CNTR_DISAB 0x00800000 /* No IRQ when DMA_TERM_CNTR set */
67 #define DMA_AUTO_NADDR 0x01000000 /* Use "auto nxt addr" feature */
68 #define DMA_SCSI_ON 0x02000000 /* Enable SCSI dma */
69 #define DMA_PARITY_OFF 0x02000000 /* HME: disable parity checking */
70 #define DMA_LOADED_ADDR 0x04000000 /* Address has been loaded */
71 #define DMA_LOADED_NADDR 0x08000000 /* Next address has been loaded */
72 #define DMA_RESET_FAS366 0x08000000 /* HME: Assert RESET to FAS366 */
74 /* Values describing the burst-size property from the PROM */
75 #define DMA_BURST1 0x01
76 #define DMA_BURST2 0x02
77 #define DMA_BURST4 0x04
78 #define DMA_BURST8 0x08
79 #define DMA_BURST16 0x10
80 #define DMA_BURST32 0x20
81 #define DMA_BURST64 0x40
82 #define DMA_BURSTBITS 0x7f
84 /* From PCI */
86 #ifdef CONFIG_PCI
87 extern int isa_dma_bridge_buggy;
88 #else
89 #define isa_dma_bridge_buggy (0)
90 #endif
92 #ifdef CONFIG_SPARC32
94 /* Routines for data transfer buffers. */
95 struct device;
96 struct scatterlist;
98 struct sparc32_dma_ops {
99 __u32 (*get_scsi_one)(struct device *, char *, unsigned long);
100 void (*get_scsi_sgl)(struct device *, struct scatterlist *, int);
101 void (*release_scsi_one)(struct device *, __u32, unsigned long);
102 void (*release_scsi_sgl)(struct device *, struct scatterlist *,int);
103 #ifdef CONFIG_SBUS
104 int (*map_dma_area)(struct device *, dma_addr_t *, unsigned long, unsigned long, int);
105 void (*unmap_dma_area)(struct device *, unsigned long, int);
106 #endif
108 extern const struct sparc32_dma_ops *sparc32_dma_ops;
110 #define mmu_get_scsi_one(dev,vaddr,len) \
111 sparc32_dma_ops->get_scsi_one(dev, vaddr, len)
112 #define mmu_get_scsi_sgl(dev,sg,sz) \
113 sparc32_dma_ops->get_scsi_sgl(dev, sg, sz)
114 #define mmu_release_scsi_one(dev,vaddr,len) \
115 sparc32_dma_ops->release_scsi_one(dev, vaddr,len)
116 #define mmu_release_scsi_sgl(dev,sg,sz) \
117 sparc32_dma_ops->release_scsi_sgl(dev, sg, sz)
119 #ifdef CONFIG_SBUS
121 * mmu_map/unmap are provided by iommu/iounit; Invalid to call on IIep.
123 * The mmu_map_dma_area establishes two mappings in one go.
124 * These mappings point to pages normally mapped at 'va' (linear address).
125 * First mapping is for CPU visible address at 'a', uncached.
126 * This is an alias, but it works because it is an uncached mapping.
127 * Second mapping is for device visible address, or "bus" address.
128 * The bus address is returned at '*pba'.
130 * These functions seem distinct, but are hard to split.
131 * On sun4m, page attributes depend on the CPU type, so we have to
132 * know if we are mapping RAM or I/O, so it has to be an additional argument
133 * to a separate mapping function for CPU visible mappings.
135 #define sbus_map_dma_area(dev,pba,va,a,len) \
136 sparc32_dma_ops->map_dma_area(dev, pba, va, a, len)
137 #define sbus_unmap_dma_area(dev,ba,len) \
138 sparc32_dma_ops->unmap_dma_area(dev, ba, len)
139 #endif /* CONFIG_SBUS */
141 #endif
143 #endif /* !(_ASM_SPARC_DMA_H) */