drivers/clk/mmp/clk-mmp2.c

   1 /*
   2  * mmp2 clock framework source file
   3  *
   4  * Copyright (C) 2012 Marvell
   5  * Chao Xie <xiechao.mail@gmail.com>
   6  *
   7  * This file is licensed under the terms of the GNU General Public
   8  * License version 2. This program is licensed "as is" without any
   9  * warranty of any kind, whether express or implied.
  10  */
  11
  12 #include <linux/clk.h>
  13 #include <linux/module.h>
  14 #include <linux/kernel.h>
  15 #include <linux/spinlock.h>
  16 #include <linux/io.h>
  17 #include <linux/delay.h>
  18 #include <linux/err.h>
  19
  20 #include "clk.h"
  21
  22 #define APBC_RTC        0x0
  23 #define APBC_TWSI0      0x4
  24 #define APBC_TWSI1      0x8
  25 #define APBC_TWSI2      0xc
  26 #define APBC_TWSI3      0x10
  27 #define APBC_TWSI4      0x7c
  28 #define APBC_TWSI5      0x80
  29 #define APBC_KPC        0x18
  30 #define APBC_UART0      0x2c
  31 #define APBC_UART1      0x30
  32 #define APBC_UART2      0x34
  33 #define APBC_UART3      0x88
  34 #define APBC_GPIO       0x38
  35 #define APBC_PWM0       0x3c
  36 #define APBC_PWM1       0x40
  37 #define APBC_PWM2       0x44
  38 #define APBC_PWM3       0x48
  39 #define APBC_SSP0       0x50
  40 #define APBC_SSP1       0x54
  41 #define APBC_SSP2       0x58
  42 #define APBC_SSP3       0x5c
  43 #define APMU_SDH0       0x54
  44 #define APMU_SDH1       0x58
  45 #define APMU_SDH2       0xe8
  46 #define APMU_SDH3       0xec
  47 #define APMU_USB        0x5c
  48 #define APMU_DISP0      0x4c
  49 #define APMU_DISP1      0x110
  50 #define APMU_CCIC0      0x50
  51 #define APMU_CCIC1      0xf4
  52 #define MPMU_UART_PLL   0x14
  53
  54 static DEFINE_SPINLOCK(clk_lock);
  55
  56 static struct mmp_clk_factor_masks uart_factor_masks = {
  57         .factor = 2,
  58         .num_mask = 0x1fff,
  59         .den_mask = 0x1fff,
  60         .num_shift = 16,
  61         .den_shift = 0,
  62 };
  63
  64 static struct mmp_clk_factor_tbl uart_factor_tbl[] = {
  65         {.num = 8125, .den = 1536},     /*14.745MHZ */
  66         {.num = 3521, .den = 689},      /*19.23MHZ */
  67 };
  68
  69 static const char *uart_parent[] = {"uart_pll", "vctcxo"};
  70 static const char *ssp_parent[] = {"vctcxo_4", "vctcxo_2", "vctcxo", "pll1_16"};
  71 static const char *sdh_parent[] = {"pll1_4", "pll2", "usb_pll", "pll1"};
  72 static const char *disp_parent[] = {"pll1", "pll1_16", "pll2", "vctcxo"};
  73 static const char *ccic_parent[] = {"pll1_2", "pll1_16", "vctcxo"};
  74
  75 void __init mmp2_clk_init(phys_addr_t mpmu_phys, phys_addr_t apmu_phys,
  76                           phys_addr_t apbc_phys)
  77 {
  78         struct clk *clk;
  79         struct clk *vctcxo;
  80         void __iomem *mpmu_base;
  81         void __iomem *apmu_base;
  82         void __iomem *apbc_base;
  83
  84         mpmu_base = ioremap(mpmu_phys, SZ_4K);
  85         if (mpmu_base == NULL) {
  86                 pr_err("error to ioremap MPMU base\n");
  87                 return;
  88         }
  89
  90         apmu_base = ioremap(apmu_phys, SZ_4K);
  91         if (apmu_base == NULL) {
  92                 pr_err("error to ioremap APMU base\n");
  93                 return;
  94         }
  95
  96         apbc_base = ioremap(apbc_phys, SZ_4K);
  97         if (apbc_base == NULL) {
  98                 pr_err("error to ioremap APBC base\n");
  99                 return;
 100         }
 101
 102         clk = clk_register_fixed_rate(NULL, "clk32", NULL, 0, 3200);
 103         clk_register_clkdev(clk, "clk32", NULL);
 104
 105         vctcxo = clk_register_fixed_rate(NULL, "vctcxo", NULL, 0, 26000000);
 106         clk_register_clkdev(vctcxo, "vctcxo", NULL);
 107
 108         clk = clk_register_fixed_rate(NULL, "pll1", NULL, 0, 800000000);
 109         clk_register_clkdev(clk, "pll1", NULL);
 110
 111         clk = clk_register_fixed_rate(NULL, "usb_pll", NULL, 0, 480000000);
 112         clk_register_clkdev(clk, "usb_pll", NULL);
 113
 114         clk = clk_register_fixed_rate(NULL, "pll2", NULL, 0, 960000000);
 115         clk_register_clkdev(clk, "pll2", NULL);
 116
 117         clk = clk_register_fixed_factor(NULL, "pll1_2", "pll1",
 118                                 CLK_SET_RATE_PARENT, 1, 2);
 119         clk_register_clkdev(clk, "pll1_2", NULL);
 120
 121         clk = clk_register_fixed_factor(NULL, "pll1_4", "pll1_2",
 122                                 CLK_SET_RATE_PARENT, 1, 2);
 123         clk_register_clkdev(clk, "pll1_4", NULL);
 124
 125         clk = clk_register_fixed_factor(NULL, "pll1_8", "pll1_4",
 126                                 CLK_SET_RATE_PARENT, 1, 2);
 127         clk_register_clkdev(clk, "pll1_8", NULL);
 128
 129         clk = clk_register_fixed_factor(NULL, "pll1_16", "pll1_8",
 130                                 CLK_SET_RATE_PARENT, 1, 2);
 131         clk_register_clkdev(clk, "pll1_16", NULL);
 132
 133         clk = clk_register_fixed_factor(NULL, "pll1_20", "pll1_4",
 134                                 CLK_SET_RATE_PARENT, 1, 5);
 135         clk_register_clkdev(clk, "pll1_20", NULL);
 136
 137         clk = clk_register_fixed_factor(NULL, "pll1_3", "pll1",
 138                                 CLK_SET_RATE_PARENT, 1, 3);
 139         clk_register_clkdev(clk, "pll1_3", NULL);
 140
 141         clk = clk_register_fixed_factor(NULL, "pll1_6", "pll1_3",
 142                                 CLK_SET_RATE_PARENT, 1, 2);
 143         clk_register_clkdev(clk, "pll1_6", NULL);
 144
 145         clk = clk_register_fixed_factor(NULL, "pll1_12", "pll1_6",
 146                                 CLK_SET_RATE_PARENT, 1, 2);
 147         clk_register_clkdev(clk, "pll1_12", NULL);
 148
 149         clk = clk_register_fixed_factor(NULL, "pll2_2", "pll2",
 150                                 CLK_SET_RATE_PARENT, 1, 2);
 151         clk_register_clkdev(clk, "pll2_2", NULL);
 152
 153         clk = clk_register_fixed_factor(NULL, "pll2_4", "pll2_2",
 154                                 CLK_SET_RATE_PARENT, 1, 2);
 155         clk_register_clkdev(clk, "pll2_4", NULL);
 156
 157         clk = clk_register_fixed_factor(NULL, "pll2_8", "pll2_4",
 158                                 CLK_SET_RATE_PARENT, 1, 2);
 159         clk_register_clkdev(clk, "pll2_8", NULL);
 160
 161         clk = clk_register_fixed_factor(NULL, "pll2_16", "pll2_8",
 162                                 CLK_SET_RATE_PARENT, 1, 2);
 163         clk_register_clkdev(clk, "pll2_16", NULL);
 164
 165         clk = clk_register_fixed_factor(NULL, "pll2_3", "pll2",
 166                                 CLK_SET_RATE_PARENT, 1, 3);
 167         clk_register_clkdev(clk, "pll2_3", NULL);
 168
 169         clk = clk_register_fixed_factor(NULL, "pll2_6", "pll2_3",
 170                                 CLK_SET_RATE_PARENT, 1, 2);
 171         clk_register_clkdev(clk, "pll2_6", NULL);
 172
 173         clk = clk_register_fixed_factor(NULL, "pll2_12", "pll2_6",
 174                                 CLK_SET_RATE_PARENT, 1, 2);
 175         clk_register_clkdev(clk, "pll2_12", NULL);
 176
 177         clk = clk_register_fixed_factor(NULL, "vctcxo_2", "vctcxo",
 178                                 CLK_SET_RATE_PARENT, 1, 2);
 179         clk_register_clkdev(clk, "vctcxo_2", NULL);
 180
 181         clk = clk_register_fixed_factor(NULL, "vctcxo_4", "vctcxo_2",
 182                                 CLK_SET_RATE_PARENT, 1, 2);
 183         clk_register_clkdev(clk, "vctcxo_4", NULL);
 184
 185         clk = mmp_clk_register_factor("uart_pll", "pll1_4", 0,
 186                                 mpmu_base + MPMU_UART_PLL,
 187                                 &uart_factor_masks, uart_factor_tbl,
 188                                 ARRAY_SIZE(uart_factor_tbl), &clk_lock);
 189         clk_set_rate(clk, 14745600);
 190         clk_register_clkdev(clk, "uart_pll", NULL);
 191
 192         clk = mmp_clk_register_apbc("twsi0", "vctcxo",
 193                                 apbc_base + APBC_TWSI0, 10, 0, &clk_lock);
 194         clk_register_clkdev(clk, NULL, "pxa2xx-i2c.0");
 195
 196         clk = mmp_clk_register_apbc("twsi1", "vctcxo",
 197                                 apbc_base + APBC_TWSI1, 10, 0, &clk_lock);
 198         clk_register_clkdev(clk, NULL, "pxa2xx-i2c.1");
 199
 200         clk = mmp_clk_register_apbc("twsi2", "vctcxo",
 201                                 apbc_base + APBC_TWSI2, 10, 0, &clk_lock);
 202         clk_register_clkdev(clk, NULL, "pxa2xx-i2c.2");
 203
 204         clk = mmp_clk_register_apbc("twsi3", "vctcxo",
 205                                 apbc_base + APBC_TWSI3, 10, 0, &clk_lock);
 206         clk_register_clkdev(clk, NULL, "pxa2xx-i2c.3");
 207
 208         clk = mmp_clk_register_apbc("twsi4", "vctcxo",
 209                                 apbc_base + APBC_TWSI4, 10, 0, &clk_lock);
 210         clk_register_clkdev(clk, NULL, "pxa2xx-i2c.4");
 211
 212         clk = mmp_clk_register_apbc("twsi5", "vctcxo",
 213                                 apbc_base + APBC_TWSI5, 10, 0, &clk_lock);
 214         clk_register_clkdev(clk, NULL, "pxa2xx-i2c.5");
 215
 216         clk = mmp_clk_register_apbc("gpio", "vctcxo",
 217                                 apbc_base + APBC_GPIO, 10, 0, &clk_lock);
 218         clk_register_clkdev(clk, NULL, "mmp2-gpio");
 219
 220         clk = mmp_clk_register_apbc("kpc", "clk32",
 221                                 apbc_base + APBC_KPC, 10, 0, &clk_lock);
 222         clk_register_clkdev(clk, NULL, "pxa27x-keypad");
 223
 224         clk = mmp_clk_register_apbc("rtc", "clk32",
 225                                 apbc_base + APBC_RTC, 10, 0, &clk_lock);
 226         clk_register_clkdev(clk, NULL, "mmp-rtc");
 227
 228         clk = mmp_clk_register_apbc("pwm0", "vctcxo",
 229                                 apbc_base + APBC_PWM0, 10, 0, &clk_lock);
 230         clk_register_clkdev(clk, NULL, "mmp2-pwm.0");
 231
 232         clk = mmp_clk_register_apbc("pwm1", "vctcxo",
 233                                 apbc_base + APBC_PWM1, 10, 0, &clk_lock);
 234         clk_register_clkdev(clk, NULL, "mmp2-pwm.1");
 235
 236         clk = mmp_clk_register_apbc("pwm2", "vctcxo",
 237                                 apbc_base + APBC_PWM2, 10, 0, &clk_lock);
 238         clk_register_clkdev(clk, NULL, "mmp2-pwm.2");
 239
 240         clk = mmp_clk_register_apbc("pwm3", "vctcxo",
 241                                 apbc_base + APBC_PWM3, 10, 0, &clk_lock);
 242         clk_register_clkdev(clk, NULL, "mmp2-pwm.3");
 243
 244         clk = clk_register_mux(NULL, "uart0_mux", uart_parent,
 245                                 ARRAY_SIZE(uart_parent),
 246                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 247                                 apbc_base + APBC_UART0, 4, 3, 0, &clk_lock);
 248         clk_set_parent(clk, vctcxo);
 249         clk_register_clkdev(clk, "uart_mux.0", NULL);
 250
 251         clk = mmp_clk_register_apbc("uart0", "uart0_mux",
 252                                 apbc_base + APBC_UART0, 10, 0, &clk_lock);
 253         clk_register_clkdev(clk, NULL, "pxa2xx-uart.0");
 254
 255         clk = clk_register_mux(NULL, "uart1_mux", uart_parent,
 256                                 ARRAY_SIZE(uart_parent),
 257                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 258                                 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock);
 259         clk_set_parent(clk, vctcxo);
 260         clk_register_clkdev(clk, "uart_mux.1", NULL);
 261
 262         clk = mmp_clk_register_apbc("uart1", "uart1_mux",
 263                                 apbc_base + APBC_UART1, 10, 0, &clk_lock);
 264         clk_register_clkdev(clk, NULL, "pxa2xx-uart.1");
 265
 266         clk = clk_register_mux(NULL, "uart2_mux", uart_parent,
 267                                 ARRAY_SIZE(uart_parent),
 268                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 269                                 apbc_base + APBC_UART2, 4, 3, 0, &clk_lock);
 270         clk_set_parent(clk, vctcxo);
 271         clk_register_clkdev(clk, "uart_mux.2", NULL);
 272
 273         clk = mmp_clk_register_apbc("uart2", "uart2_mux",
 274                                 apbc_base + APBC_UART2, 10, 0, &clk_lock);
 275         clk_register_clkdev(clk, NULL, "pxa2xx-uart.2");
 276
 277         clk = clk_register_mux(NULL, "uart3_mux", uart_parent,
 278                                 ARRAY_SIZE(uart_parent),
 279                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 280                                 apbc_base + APBC_UART3, 4, 3, 0, &clk_lock);
 281         clk_set_parent(clk, vctcxo);
 282         clk_register_clkdev(clk, "uart_mux.3", NULL);
 283
 284         clk = mmp_clk_register_apbc("uart3", "uart3_mux",
 285                                 apbc_base + APBC_UART3, 10, 0, &clk_lock);
 286         clk_register_clkdev(clk, NULL, "pxa2xx-uart.3");
 287
 288         clk = clk_register_mux(NULL, "ssp0_mux", ssp_parent,
 289                                 ARRAY_SIZE(ssp_parent),
 290                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 291                                 apbc_base + APBC_SSP0, 4, 3, 0, &clk_lock);
 292         clk_register_clkdev(clk, "uart_mux.0", NULL);
 293
 294         clk = mmp_clk_register_apbc("ssp0", "ssp0_mux",
 295                                 apbc_base + APBC_SSP0, 10, 0, &clk_lock);
 296         clk_register_clkdev(clk, NULL, "mmp-ssp.0");
 297
 298         clk = clk_register_mux(NULL, "ssp1_mux", ssp_parent,
 299                                 ARRAY_SIZE(ssp_parent),
 300                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 301                                 apbc_base + APBC_SSP1, 4, 3, 0, &clk_lock);
 302         clk_register_clkdev(clk, "ssp_mux.1", NULL);
 303
 304         clk = mmp_clk_register_apbc("ssp1", "ssp1_mux",
 305                                 apbc_base + APBC_SSP1, 10, 0, &clk_lock);
 306         clk_register_clkdev(clk, NULL, "mmp-ssp.1");
 307
 308         clk = clk_register_mux(NULL, "ssp2_mux", ssp_parent,
 309                                 ARRAY_SIZE(ssp_parent),
 310                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 311                                 apbc_base + APBC_SSP2, 4, 3, 0, &clk_lock);
 312         clk_register_clkdev(clk, "ssp_mux.2", NULL);
 313
 314         clk = mmp_clk_register_apbc("ssp2", "ssp2_mux",
 315                                 apbc_base + APBC_SSP2, 10, 0, &clk_lock);
 316         clk_register_clkdev(clk, NULL, "mmp-ssp.2");
 317
 318         clk = clk_register_mux(NULL, "ssp3_mux", ssp_parent,
 319                                 ARRAY_SIZE(ssp_parent),
 320                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 321                                 apbc_base + APBC_SSP3, 4, 3, 0, &clk_lock);
 322         clk_register_clkdev(clk, "ssp_mux.3", NULL);
 323
 324         clk = mmp_clk_register_apbc("ssp3", "ssp3_mux",
 325                                 apbc_base + APBC_SSP3, 10, 0, &clk_lock);
 326         clk_register_clkdev(clk, NULL, "mmp-ssp.3");
 327
 328         clk = clk_register_mux(NULL, "sdh_mux", sdh_parent,
 329                                 ARRAY_SIZE(sdh_parent),
 330                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 331                                 apmu_base + APMU_SDH0, 8, 2, 0, &clk_lock);
 332         clk_register_clkdev(clk, "sdh_mux", NULL);
 333
 334         clk = clk_register_divider(NULL, "sdh_div", "sdh_mux",
 335                                 CLK_SET_RATE_PARENT, apmu_base + APMU_SDH0,
 336                                 10, 4, CLK_DIVIDER_ONE_BASED, &clk_lock);
 337         clk_register_clkdev(clk, "sdh_div", NULL);
 338
 339         clk = mmp_clk_register_apmu("sdh0", "sdh_div", apmu_base + APMU_SDH0,
 340                                 0x1b, &clk_lock);
 341         clk_register_clkdev(clk, NULL, "sdhci-pxav3.0");
 342
 343         clk = mmp_clk_register_apmu("sdh1", "sdh_div", apmu_base + APMU_SDH1,
 344                                 0x1b, &clk_lock);
 345         clk_register_clkdev(clk, NULL, "sdhci-pxav3.1");
 346
 347         clk = mmp_clk_register_apmu("sdh2", "sdh_div", apmu_base + APMU_SDH2,
 348                                 0x1b, &clk_lock);
 349         clk_register_clkdev(clk, NULL, "sdhci-pxav3.2");
 350
 351         clk = mmp_clk_register_apmu("sdh3", "sdh_div", apmu_base + APMU_SDH3,
 352                                 0x1b, &clk_lock);
 353         clk_register_clkdev(clk, NULL, "sdhci-pxav3.3");
 354
 355         clk = mmp_clk_register_apmu("usb", "usb_pll", apmu_base + APMU_USB,
 356                                 0x9, &clk_lock);
 357         clk_register_clkdev(clk, "usb_clk", NULL);
 358
 359         clk = clk_register_mux(NULL, "disp0_mux", disp_parent,
 360                                 ARRAY_SIZE(disp_parent),
 361                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 362                                 apmu_base + APMU_DISP0, 6, 2, 0, &clk_lock);
 363         clk_register_clkdev(clk, "disp_mux.0", NULL);
 364
 365         clk = clk_register_divider(NULL, "disp0_div", "disp0_mux",
 366                                 CLK_SET_RATE_PARENT, apmu_base + APMU_DISP0,
 367                                 8, 4, CLK_DIVIDER_ONE_BASED, &clk_lock);
 368         clk_register_clkdev(clk, "disp_div.0", NULL);
 369
 370         clk = mmp_clk_register_apmu("disp0", "disp0_div",
 371                                 apmu_base + APMU_DISP0, 0x1b, &clk_lock);
 372         clk_register_clkdev(clk, NULL, "mmp-disp.0");
 373
 374         clk = clk_register_divider(NULL, "disp0_sphy_div", "disp0_mux", 0,
 375                                 apmu_base + APMU_DISP0, 15, 5, 0, &clk_lock);
 376         clk_register_clkdev(clk, "disp_sphy_div.0", NULL);
 377
 378         clk = mmp_clk_register_apmu("disp0_sphy", "disp0_sphy_div",
 379                                 apmu_base + APMU_DISP0, 0x1024, &clk_lock);
 380         clk_register_clkdev(clk, "disp_sphy.0", NULL);
 381
 382         clk = clk_register_mux(NULL, "disp1_mux", disp_parent,
 383                                 ARRAY_SIZE(disp_parent),
 384                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 385                                 apmu_base + APMU_DISP1, 6, 2, 0, &clk_lock);
 386         clk_register_clkdev(clk, "disp_mux.1", NULL);
 387
 388         clk = clk_register_divider(NULL, "disp1_div", "disp1_mux",
 389                                 CLK_SET_RATE_PARENT, apmu_base + APMU_DISP1,
 390                                 8, 4, CLK_DIVIDER_ONE_BASED, &clk_lock);
 391         clk_register_clkdev(clk, "disp_div.1", NULL);
 392
 393         clk = mmp_clk_register_apmu("disp1", "disp1_div",
 394                                 apmu_base + APMU_DISP1, 0x1b, &clk_lock);
 395         clk_register_clkdev(clk, NULL, "mmp-disp.1");
 396
 397         clk = mmp_clk_register_apmu("ccic_arbiter", "vctcxo",
 398                                 apmu_base + APMU_CCIC0, 0x1800, &clk_lock);
 399         clk_register_clkdev(clk, "ccic_arbiter", NULL);
 400
 401         clk = clk_register_mux(NULL, "ccic0_mux", ccic_parent,
 402                                 ARRAY_SIZE(ccic_parent),
 403                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 404                                 apmu_base + APMU_CCIC0, 6, 2, 0, &clk_lock);
 405         clk_register_clkdev(clk, "ccic_mux.0", NULL);
 406
 407         clk = clk_register_divider(NULL, "ccic0_div", "ccic0_mux",
 408                                 CLK_SET_RATE_PARENT, apmu_base + APMU_CCIC0,
 409                                 17, 4, CLK_DIVIDER_ONE_BASED, &clk_lock);
 410         clk_register_clkdev(clk, "ccic_div.0", NULL);
 411
 412         clk = mmp_clk_register_apmu("ccic0", "ccic0_div",
 413                                 apmu_base + APMU_CCIC0, 0x1b, &clk_lock);
 414         clk_register_clkdev(clk, "fnclk", "mmp-ccic.0");
 415
 416         clk = mmp_clk_register_apmu("ccic0_phy", "ccic0_div",
 417                                 apmu_base + APMU_CCIC0, 0x24, &clk_lock);
 418         clk_register_clkdev(clk, "phyclk", "mmp-ccic.0");
 419
 420         clk = clk_register_divider(NULL, "ccic0_sphy_div", "ccic0_div",
 421                                 CLK_SET_RATE_PARENT, apmu_base + APMU_CCIC0,
 422                                 10, 5, 0, &clk_lock);
 423         clk_register_clkdev(clk, "sphyclk_div", "mmp-ccic.0");
 424
 425         clk = mmp_clk_register_apmu("ccic0_sphy", "ccic0_sphy_div",
 426                                 apmu_base + APMU_CCIC0, 0x300, &clk_lock);
 427         clk_register_clkdev(clk, "sphyclk", "mmp-ccic.0");
 428
 429         clk = clk_register_mux(NULL, "ccic1_mux", ccic_parent,
 430                                 ARRAY_SIZE(ccic_parent),
 431                                 CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
 432                                 apmu_base + APMU_CCIC1, 6, 2, 0, &clk_lock);
 433         clk_register_clkdev(clk, "ccic_mux.1", NULL);
 434
 435         clk = clk_register_divider(NULL, "ccic1_div", "ccic1_mux",
 436                                 CLK_SET_RATE_PARENT, apmu_base + APMU_CCIC1,
 437                                 16, 4, CLK_DIVIDER_ONE_BASED, &clk_lock);
 438         clk_register_clkdev(clk, "ccic_div.1", NULL);
 439
 440         clk = mmp_clk_register_apmu("ccic1", "ccic1_div",
 441                                 apmu_base + APMU_CCIC1, 0x1b, &clk_lock);
 442         clk_register_clkdev(clk, "fnclk", "mmp-ccic.1");
 443
 444         clk = mmp_clk_register_apmu("ccic1_phy", "ccic1_div",
 445                                 apmu_base + APMU_CCIC1, 0x24, &clk_lock);
 446         clk_register_clkdev(clk, "phyclk", "mmp-ccic.1");
 447
 448         clk = clk_register_divider(NULL, "ccic1_sphy_div", "ccic1_div",
 449                                 CLK_SET_RATE_PARENT, apmu_base + APMU_CCIC1,
 450                                 10, 5, 0, &clk_lock);
 451         clk_register_clkdev(clk, "sphyclk_div", "mmp-ccic.1");
 452
 453         clk = mmp_clk_register_apmu("ccic1_sphy", "ccic1_sphy_div",
 454                                 apmu_base + APMU_CCIC1, 0x300, &clk_lock);
 455         clk_register_clkdev(clk, "sphyclk", "mmp-ccic.1");
 456 }