?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
vmalloc: walk vmap_areas by sorted list instead of rb_next()
[linux/fpc-iii.git] / arch / arm / mach-imx / mach-imx27_visstrim_m10.c
blobf264ddddd47c395404203cdebf43b7dc2206abb0
1 /*
2 * mach-imx27_visstrim_m10.c
3 *
4 * Copyright 2010 Javier Martin <javier.martin@vista-silicon.com>
5 *
6 * Based on mach-pcm038.c, mach-pca100.c, mach-mx27ads.c and others.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
21 * MA 02110-1301, USA.
22 */
23
24 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
25
26 #include <linux/platform_device.h>
27 #include <linux/mtd/physmap.h>
28 #include <linux/i2c.h>
29 #include <linux/i2c/pca953x.h>
30 #include <linux/input.h>
31 #include <linux/gpio.h>
32 #include <linux/delay.h>
33 #include <linux/dma-mapping.h>
34 #include <linux/leds.h>
35 #include <linux/memblock.h>
36 #include <media/soc_camera.h>
37 #include <sound/tlv320aic32x4.h>
38 #include <asm/mach-types.h>
39 #include <asm/mach/arch.h>
40 #include <asm/mach/time.h>
41 #include <asm/system_info.h>
42 #include <mach/common.h>
43 #include <mach/hardware.h>
44 #include <mach/iomux-mx27.h>
45
46 #include "devices-imx27.h"
47
48 #define TVP5150_RSTN (GPIO_PORTC + 18)
49 #define TVP5150_PWDN (GPIO_PORTC + 19)
50 #define OTG_PHY_CS_GPIO (GPIO_PORTF + 17)
51 #define SDHC1_IRQ_GPIO IMX_GPIO_NR(2, 25)
52
53 #define MOTHERBOARD_BIT2 (GPIO_PORTD + 31)
54 #define MOTHERBOARD_BIT1 (GPIO_PORTD + 30)
55 #define MOTHERBOARD_BIT0 (GPIO_PORTD + 29)
56
57 #define EXPBOARD_BIT2 (GPIO_PORTD + 25)
58 #define EXPBOARD_BIT1 (GPIO_PORTD + 27)
59 #define EXPBOARD_BIT0 (GPIO_PORTD + 28)
60
61 static const int visstrim_m10_pins[] __initconst = {
62 /* UART1 (console) */
63 PE12_PF_UART1_TXD,
64 PE13_PF_UART1_RXD,
65 PE14_PF_UART1_CTS,
66 PE15_PF_UART1_RTS,
67 /* FEC */
68 PD0_AIN_FEC_TXD0,
69 PD1_AIN_FEC_TXD1,
70 PD2_AIN_FEC_TXD2,
71 PD3_AIN_FEC_TXD3,
72 PD4_AOUT_FEC_RX_ER,
73 PD5_AOUT_FEC_RXD1,
74 PD6_AOUT_FEC_RXD2,
75 PD7_AOUT_FEC_RXD3,
76 PD8_AF_FEC_MDIO,
77 PD9_AIN_FEC_MDC,
78 PD10_AOUT_FEC_CRS,
79 PD11_AOUT_FEC_TX_CLK,
80 PD12_AOUT_FEC_RXD0,
81 PD13_AOUT_FEC_RX_DV,
82 PD14_AOUT_FEC_RX_CLK,
83 PD15_AOUT_FEC_COL,
84 PD16_AIN_FEC_TX_ER,
85 PF23_AIN_FEC_TX_EN,
86 /* SSI1 */
87 PC20_PF_SSI1_FS,
88 PC21_PF_SSI1_RXD,
89 PC22_PF_SSI1_TXD,
90 PC23_PF_SSI1_CLK,
91 /* SDHC1 */
92 PE18_PF_SD1_D0,
93 PE19_PF_SD1_D1,
94 PE20_PF_SD1_D2,
95 PE21_PF_SD1_D3,
96 PE22_PF_SD1_CMD,
97 PE23_PF_SD1_CLK,
98 /* Both I2Cs */
99 PD17_PF_I2C_DATA,
100 PD18_PF_I2C_CLK,
101 PC5_PF_I2C2_SDA,
102 PC6_PF_I2C2_SCL,
103 /* USB OTG */
104 OTG_PHY_CS_GPIO | GPIO_GPIO | GPIO_OUT,
105 PC9_PF_USBOTG_DATA0,
106 PC11_PF_USBOTG_DATA1,
107 PC10_PF_USBOTG_DATA2,
108 PC13_PF_USBOTG_DATA3,
109 PC12_PF_USBOTG_DATA4,
110 PC7_PF_USBOTG_DATA5,
111 PC8_PF_USBOTG_DATA6,
112 PE25_PF_USBOTG_DATA7,
113 PE24_PF_USBOTG_CLK,
114 PE2_PF_USBOTG_DIR,
115 PE0_PF_USBOTG_NXT,
116 PE1_PF_USBOTG_STP,
117 PB23_PF_USB_PWR,
118 PB24_PF_USB_OC,
119 /* CSI */
120 TVP5150_RSTN | GPIO_GPIO | GPIO_OUT,
121 TVP5150_PWDN | GPIO_GPIO | GPIO_OUT,
122 PB10_PF_CSI_D0,
123 PB11_PF_CSI_D1,
124 PB12_PF_CSI_D2,
125 PB13_PF_CSI_D3,
126 PB14_PF_CSI_D4,
127 PB15_PF_CSI_MCLK,
128 PB16_PF_CSI_PIXCLK,
129 PB17_PF_CSI_D5,
130 PB18_PF_CSI_D6,
131 PB19_PF_CSI_D7,
132 PB20_PF_CSI_VSYNC,
133 PB21_PF_CSI_HSYNC,
134 /* mother board version */
135 MOTHERBOARD_BIT2 | GPIO_GPIO | GPIO_IN | GPIO_PUEN,
136 MOTHERBOARD_BIT1 | GPIO_GPIO | GPIO_IN | GPIO_PUEN,
137 MOTHERBOARD_BIT0 | GPIO_GPIO | GPIO_IN | GPIO_PUEN,
138 /* expansion board version */
139 EXPBOARD_BIT2 | GPIO_GPIO | GPIO_IN | GPIO_PUEN,
140 EXPBOARD_BIT1 | GPIO_GPIO | GPIO_IN | GPIO_PUEN,
141 EXPBOARD_BIT0 | GPIO_GPIO | GPIO_IN | GPIO_PUEN,
142 };
143
144 static struct gpio visstrim_m10_version_gpios[] = {
145 { EXPBOARD_BIT0, GPIOF_IN, "exp-version-0" },
146 { EXPBOARD_BIT1, GPIOF_IN, "exp-version-1" },
147 { EXPBOARD_BIT2, GPIOF_IN, "exp-version-2" },
148 { MOTHERBOARD_BIT0, GPIOF_IN, "mother-version-0" },
149 { MOTHERBOARD_BIT1, GPIOF_IN, "mother-version-1" },
150 { MOTHERBOARD_BIT2, GPIOF_IN, "mother-version-2" },
151 };
152
153 static const struct gpio visstrim_m10_gpios[] __initconst = {
154 {
155 .gpio = TVP5150_RSTN,
156 .flags = GPIOF_DIR_OUT | GPIOF_INIT_HIGH,
157 .label = "tvp5150_rstn",
158 },
159 {
160 .gpio = TVP5150_PWDN,
161 .flags = GPIOF_DIR_OUT | GPIOF_INIT_LOW,
162 .label = "tvp5150_pwdn",
163 },
164 {
165 .gpio = OTG_PHY_CS_GPIO,
166 .flags = GPIOF_DIR_OUT | GPIOF_INIT_LOW,
167 .label = "usbotg_cs",
168 },
169 };
170
171 /* Camera */
172 static int visstrim_camera_power(struct device *dev, int on)
173 {
174 gpio_set_value(TVP5150_PWDN, on);
175
176 return 0;
177 };
178
179 static int visstrim_camera_reset(struct device *dev)
180 {
181 gpio_set_value(TVP5150_RSTN, 0);
182 ndelay(500);
183 gpio_set_value(TVP5150_RSTN, 1);
184
185 return 0;
186 };
187
188 static struct i2c_board_info visstrim_i2c_camera = {
189 I2C_BOARD_INFO("tvp5150", 0x5d),
190 };
191
192 static struct soc_camera_link iclink_tvp5150 = {
193 .bus_id = 0,
194 .board_info = &visstrim_i2c_camera,
195 .i2c_adapter_id = 0,
196 .power = visstrim_camera_power,
197 .reset = visstrim_camera_reset,
198 };
199
200 static struct mx2_camera_platform_data visstrim_camera = {
201 .flags = MX2_CAMERA_CCIR | MX2_CAMERA_CCIR_INTERLACE |
202 MX2_CAMERA_PCLK_SAMPLE_RISING,
203 .clk = 100000,
204 };
205
206 static phys_addr_t mx2_camera_base __initdata;
207 #define MX2_CAMERA_BUF_SIZE SZ_8M
208
209 static void __init visstrim_camera_init(void)
210 {
211 struct platform_device *pdev;
212 int dma;
213
214 gpio_set_value(TVP5150_PWDN, 1);
215 ndelay(1);
216 gpio_set_value(TVP5150_RSTN, 0);
217 ndelay(500);
218 gpio_set_value(TVP5150_RSTN, 1);
219 ndelay(200000);
220
221 pdev = imx27_add_mx2_camera(&visstrim_camera);
222 if (IS_ERR(pdev))
223 return;
224
225 dma = dma_declare_coherent_memory(&pdev->dev,
226 mx2_camera_base, mx2_camera_base,
227 MX2_CAMERA_BUF_SIZE,
228 DMA_MEMORY_MAP | DMA_MEMORY_EXCLUSIVE);
229 if (!(dma & DMA_MEMORY_MAP))
230 return;
231 }
232
233 static void __init visstrim_reserve(void)
234 {
235 /* reserve 4 MiB for mx2-camera */
236 mx2_camera_base = memblock_alloc(MX2_CAMERA_BUF_SIZE,
237 MX2_CAMERA_BUF_SIZE);
238 memblock_free(mx2_camera_base, MX2_CAMERA_BUF_SIZE);
239 memblock_remove(mx2_camera_base, MX2_CAMERA_BUF_SIZE);
240 }
241
242 /* GPIOs used as events for applications */
243 static struct gpio_keys_button visstrim_gpio_keys[] = {
244 {
245 .type = EV_KEY,
246 .code = KEY_RESTART,
247 .gpio = (GPIO_PORTC + 15),
248 .desc = "Default config",
249 .active_low = 0,
250 .wakeup = 1,
251 },
252 {
253 .type = EV_KEY,
254 .code = KEY_RECORD,
255 .gpio = (GPIO_PORTF + 14),
256 .desc = "Record",
257 .active_low = 0,
258 .wakeup = 1,
259 },
260 {
261 .type = EV_KEY,
262 .code = KEY_STOP,
263 .gpio = (GPIO_PORTF + 13),
264 .desc = "Stop",
265 .active_low = 0,
266 .wakeup = 1,
267 }
268 };
269
270 static const struct gpio_keys_platform_data
271 visstrim_gpio_keys_platform_data __initconst = {
272 .buttons = visstrim_gpio_keys,
273 .nbuttons = ARRAY_SIZE(visstrim_gpio_keys),
274 };
275
276 /* led */
277 static const struct gpio_led visstrim_m10_leds[] __initconst = {
278 {
279 .name = "visstrim:ld0",
280 .default_trigger = "nand-disk",
281 .gpio = (GPIO_PORTC + 29),
282 },
283 {
284 .name = "visstrim:ld1",
285 .default_trigger = "nand-disk",
286 .gpio = (GPIO_PORTC + 24),
287 },
288 {
289 .name = "visstrim:ld2",
290 .default_trigger = "nand-disk",
291 .gpio = (GPIO_PORTC + 28),
292 },
293 {
294 .name = "visstrim:ld3",
295 .default_trigger = "nand-disk",
296 .gpio = (GPIO_PORTC + 25),
297 },
298 };
299
300 static const struct gpio_led_platform_data visstrim_m10_led_data __initconst = {
301 .leds = visstrim_m10_leds,
302 .num_leds = ARRAY_SIZE(visstrim_m10_leds),
303 };
304
305 /* Visstrim_SM10 has a microSD slot connected to sdhc1 */
306 static int visstrim_m10_sdhc1_init(struct device *dev,
307 irq_handler_t detect_irq, void *data)
308 {
309 int ret;
310
311 ret = request_irq(gpio_to_irq(SDHC1_IRQ_GPIO), detect_irq,
312 IRQF_TRIGGER_FALLING, "mmc-detect", data);
313 return ret;
314 }
315
316 static void visstrim_m10_sdhc1_exit(struct device *dev, void *data)
317 {
318 free_irq(gpio_to_irq(SDHC1_IRQ_GPIO), data);
319 }
320
321 static const struct imxmmc_platform_data visstrim_m10_sdhc_pdata __initconst = {
322 .init = visstrim_m10_sdhc1_init,
323 .exit = visstrim_m10_sdhc1_exit,
324 };
325
326 /* Visstrim_SM10 NOR flash */
327 static struct physmap_flash_data visstrim_m10_flash_data = {
328 .width = 2,
329 };
330
331 static struct resource visstrim_m10_flash_resource = {
332 .start = 0xc0000000,
333 .end = 0xc0000000 + SZ_64M - 1,
334 .flags = IORESOURCE_MEM,
335 };
336
337 static struct platform_device visstrim_m10_nor_mtd_device = {
338 .name = "physmap-flash",
339 .id = 0,
340 .dev = {
341 .platform_data = &visstrim_m10_flash_data,
342 },
343 .num_resources = 1,
344 .resource = &visstrim_m10_flash_resource,
345 };
346
347 static struct platform_device *platform_devices[] __initdata = {
348 &visstrim_m10_nor_mtd_device,
349 };
350
351 /* Visstrim_M10 uses UART0 as console */
352 static const struct imxuart_platform_data uart_pdata __initconst = {
353 .flags = IMXUART_HAVE_RTSCTS,
354 };
355
356 /* I2C */
357 static const struct imxi2c_platform_data visstrim_m10_i2c_data __initconst = {
358 .bitrate = 100000,
359 };
360
361 static struct pca953x_platform_data visstrim_m10_pca9555_pdata = {
362 .gpio_base = 240, /* After MX27 internal GPIOs */
363 .invert = 0,
364 };
365
366 static struct aic32x4_pdata visstrim_m10_aic32x4_pdata = {
367 .power_cfg = AIC32X4_PWR_MICBIAS_2075_LDOIN |
368 AIC32X4_PWR_AVDD_DVDD_WEAK_DISABLE |
369 AIC32X4_PWR_AIC32X4_LDO_ENABLE |
370 AIC32X4_PWR_CMMODE_LDOIN_RANGE_18_36 |
371 AIC32X4_PWR_CMMODE_HP_LDOIN_POWERED,
372 .micpga_routing = AIC32X4_MICPGA_ROUTE_LMIC_IN2R_10K |
373 AIC32X4_MICPGA_ROUTE_RMIC_IN1L_10K,
374 .swapdacs = false,
375 };
376
377 static struct i2c_board_info visstrim_m10_i2c_devices[] = {
378 {
379 I2C_BOARD_INFO("pca9555", 0x20),
380 .platform_data = &visstrim_m10_pca9555_pdata,
381 },
382 {
383 I2C_BOARD_INFO("tlv320aic32x4", 0x18),
384 .platform_data = &visstrim_m10_aic32x4_pdata,
385 },
386 {
387 I2C_BOARD_INFO("m41t00", 0x68),
388 }
389 };
390
391 /* USB OTG */
392 static int otg_phy_init(struct platform_device *pdev)
393 {
394 return mx27_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED);
395 }
396
397 static const struct mxc_usbh_platform_data
398 visstrim_m10_usbotg_pdata __initconst = {
399 .init = otg_phy_init,
400 .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
401 };
402
403 /* SSI */
404 static const struct imx_ssi_platform_data visstrim_m10_ssi_pdata __initconst = {
405 .flags = IMX_SSI_DMA | IMX_SSI_SYN,
406 };
407
408 static void __init visstrim_m10_revision(void)
409 {
410 int exp_version = 0;
411 int mo_version = 0;
412 int ret;
413
414 ret = gpio_request_array(visstrim_m10_version_gpios,
415 ARRAY_SIZE(visstrim_m10_version_gpios));
416 if (ret) {
417 pr_err("Failed to request version gpios");
418 return;
419 }
420
421 /* Get expansion board version (negative logic) */
422 exp_version |= !gpio_get_value(EXPBOARD_BIT2) << 2;
423 exp_version |= !gpio_get_value(EXPBOARD_BIT1) << 1;
424 exp_version |= !gpio_get_value(EXPBOARD_BIT0);
425
426 /* Get mother board version (negative logic) */
427 mo_version |= !gpio_get_value(MOTHERBOARD_BIT2) << 2;
428 mo_version |= !gpio_get_value(MOTHERBOARD_BIT1) << 1;
429 mo_version |= !gpio_get_value(MOTHERBOARD_BIT0);
430
431 system_rev = 0x27000;
432 system_rev |= (mo_version << 4);
433 system_rev |= exp_version;
434 }
435
436 static void __init visstrim_m10_board_init(void)
437 {
438 int ret;
439
440 imx27_soc_init();
441 visstrim_m10_revision();
442
443 ret = mxc_gpio_setup_multiple_pins(visstrim_m10_pins,
444 ARRAY_SIZE(visstrim_m10_pins), "VISSTRIM_M10");
445 if (ret)
446 pr_err("Failed to setup pins (%d)\n", ret);
447
448 ret = gpio_request_array(visstrim_m10_gpios,
449 ARRAY_SIZE(visstrim_m10_gpios));
450 if (ret)
451 pr_err("Failed to request gpios (%d)\n", ret);
452
453 imx27_add_imx_ssi(0, &visstrim_m10_ssi_pdata);
454 imx27_add_imx_uart0(&uart_pdata);
455
456 imx27_add_imx_i2c(0, &visstrim_m10_i2c_data);
457 imx27_add_imx_i2c(1, &visstrim_m10_i2c_data);
458 i2c_register_board_info(0, visstrim_m10_i2c_devices,
459 ARRAY_SIZE(visstrim_m10_i2c_devices));
460
461 imx27_add_mxc_mmc(0, &visstrim_m10_sdhc_pdata);
462 imx27_add_mxc_ehci_otg(&visstrim_m10_usbotg_pdata);
463 imx27_add_fec(NULL);
464 imx_add_gpio_keys(&visstrim_gpio_keys_platform_data);
465 platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
466 imx_add_platform_device("mx27vis", 0, NULL, 0, NULL, 0);
467 platform_device_register_resndata(NULL, "soc-camera-pdrv", 0, NULL, 0,
468 &iclink_tvp5150, sizeof(iclink_tvp5150));
469 gpio_led_register_device(0, &visstrim_m10_led_data);
470 visstrim_camera_init();
471 }
472
473 static void __init visstrim_m10_timer_init(void)
474 {
475 mx27_clocks_init((unsigned long)25000000);
476 }
477
478 static struct sys_timer visstrim_m10_timer = {
479 .init = visstrim_m10_timer_init,
480 };
481
482 MACHINE_START(IMX27_VISSTRIM_M10, "Vista Silicon Visstrim_M10")
483 .atag_offset = 0x100,
484 .reserve = visstrim_reserve,
485 .map_io = mx27_map_io,
486 .init_early = imx27_init_early,
487 .init_irq = mx27_init_irq,
488 .handle_irq = imx27_handle_irq,
489 .timer = &visstrim_m10_timer,
490 .init_machine = visstrim_m10_board_init,
491 .restart = mxc_restart,
492 MACHINE_END
Linux with added FPC-III support