drivers/net/cxgb3/cxgb3_ioctl.h

   1 /*
   2  * Copyright (c) 2003-2007 Chelsio, Inc. All rights reserved.
   3  *
   4  * This software is available to you under a choice of one of two
   5  * licenses.  You may choose to be licensed under the terms of the GNU
   6  * General Public License (GPL) Version 2, available from the file
   7  * COPYING in the main directory of this source tree, or the
   8  * OpenIB.org BSD license below:
   9  *
  10  *     Redistribution and use in source and binary forms, with or
  11  *     without modification, are permitted provided that the following
  12  *     conditions are met:
  13  *
  14  *      - Redistributions of source code must retain the above
  15  *        copyright notice, this list of conditions and the following
  16  *        disclaimer.
  17  *
  18  *      - Redistributions in binary form must reproduce the above
  19  *        copyright notice, this list of conditions and the following
  20  *        disclaimer in the documentation and/or other materials
  21  *        provided with the distribution.
  22  *
  23  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27  * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28  * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30  * SOFTWARE.
  31  */
  32 #ifndef __CHIOCTL_H__
  33 #define __CHIOCTL_H__
  34
  35 /*
  36  * Ioctl commands specific to this driver.
  37  */
  38 enum {
  39         CHELSIO_GETMTUTAB               = 1029,
  40         CHELSIO_SETMTUTAB               = 1030,
  41         CHELSIO_SET_PM                  = 1032,
  42         CHELSIO_GET_PM                  = 1033,
  43         CHELSIO_GET_MEM                 = 1038,
  44         CHELSIO_LOAD_FW                 = 1041,
  45         CHELSIO_SET_TRACE_FILTER        = 1044,
  46         CHELSIO_SET_QSET_PARAMS         = 1045,
  47         CHELSIO_GET_QSET_PARAMS         = 1046,
  48         CHELSIO_SET_QSET_NUM            = 1047,
  49         CHELSIO_GET_QSET_NUM            = 1048,
  50 };
  51
  52 struct ch_reg {
  53         uint32_t cmd;
  54         uint32_t addr;
  55         uint32_t val;
  56 };
  57
  58 struct ch_cntxt {
  59         uint32_t cmd;
  60         uint32_t cntxt_type;
  61         uint32_t cntxt_id;
  62         uint32_t data[4];
  63 };
  64
  65 /* context types */
  66 enum { CNTXT_TYPE_EGRESS, CNTXT_TYPE_FL, CNTXT_TYPE_RSP, CNTXT_TYPE_CQ };
  67
  68 struct ch_desc {
  69         uint32_t cmd;
  70         uint32_t queue_num;
  71         uint32_t idx;
  72         uint32_t size;
  73         uint8_t data[128];
  74 };
  75
  76 struct ch_mem_range {
  77         uint32_t cmd;
  78         uint32_t mem_id;
  79         uint32_t addr;
  80         uint32_t len;
  81         uint32_t version;
  82         uint8_t buf[0];
  83 };
  84
  85 struct ch_qset_params {
  86         uint32_t cmd;
  87         uint32_t qset_idx;
  88         int32_t txq_size[3];
  89         int32_t rspq_size;
  90         int32_t fl_size[2];
  91         int32_t intr_lat;
  92         int32_t polling;
  93         int32_t cong_thres;
  94 };
  95
  96 struct ch_pktsched_params {
  97         uint32_t cmd;
  98         uint8_t sched;
  99         uint8_t idx;
 100         uint8_t min;
 101         uint8_t max;
 102         uint8_t binding;
 103 };
 104
 105 #ifndef TCB_SIZE
 106 # define TCB_SIZE   128
 107 #endif
 108
 109 /* TCB size in 32-bit words */
 110 #define TCB_WORDS (TCB_SIZE / 4)
 111
 112 enum { MEM_CM, MEM_PMRX, MEM_PMTX };    /* ch_mem_range.mem_id values */
 113
 114 struct ch_mtus {
 115         uint32_t cmd;
 116         uint32_t nmtus;
 117         uint16_t mtus[NMTUS];
 118 };
 119
 120 struct ch_pm {
 121         uint32_t cmd;
 122         uint32_t tx_pg_sz;
 123         uint32_t tx_num_pg;
 124         uint32_t rx_pg_sz;
 125         uint32_t rx_num_pg;
 126         uint32_t pm_total;
 127 };
 128
 129 struct ch_tcam {
 130         uint32_t cmd;
 131         uint32_t tcam_size;
 132         uint32_t nservers;
 133         uint32_t nroutes;
 134         uint32_t nfilters;
 135 };
 136
 137 struct ch_tcb {
 138         uint32_t cmd;
 139         uint32_t tcb_index;
 140         uint32_t tcb_data[TCB_WORDS];
 141 };
 142
 143 struct ch_tcam_word {
 144         uint32_t cmd;
 145         uint32_t addr;
 146         uint32_t buf[3];
 147 };
 148
 149 struct ch_trace {
 150         uint32_t cmd;
 151         uint32_t sip;
 152         uint32_t sip_mask;
 153         uint32_t dip;
 154         uint32_t dip_mask;
 155         uint16_t sport;
 156         uint16_t sport_mask;
 157         uint16_t dport;
 158         uint16_t dport_mask;
 159         uint32_t vlan:12;
 160         uint32_t vlan_mask:12;
 161         uint32_t intf:4;
 162         uint32_t intf_mask:4;
 163         uint8_t proto;
 164         uint8_t proto_mask;
 165         uint8_t invert_match:1;
 166         uint8_t config_tx:1;
 167         uint8_t config_rx:1;
 168         uint8_t trace_tx:1;
 169         uint8_t trace_rx:1;
 170 };
 171
 172 #define SIOCCHIOCTL SIOCDEVPRIVATE
 173
 174 #endif