mtd: mtdblock: Dynamically allocate cache info structures
[linux/fpc-iii.git] / drivers / serial / msm_serial.h
blob689f1fa0e84e2370254bc0570e7a841e98184b23
1 /*
2 * drivers/serial/msm_serial.h
4 * Copyright (C) 2007 Google, Inc.
5 * Author: Robert Love <rlove@google.com>
7 * This software is licensed under the terms of the GNU General Public
8 * License version 2, as published by the Free Software Foundation, and
9 * may be copied, distributed, and modified under those terms.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
17 #ifndef __DRIVERS_SERIAL_MSM_SERIAL_H
18 #define __DRIVERS_SERIAL_MSM_SERIAL_H
20 #define UART_MR1 0x0000
22 #define UART_MR1_AUTO_RFR_LEVEL0 0x3F
23 #define UART_MR1_AUTO_RFR_LEVEL1 0x3FF00
24 #define UART_MR1_RX_RDY_CTL (1 << 7)
25 #define UART_MR1_CTS_CTL (1 << 6)
27 #define UART_MR2 0x0004
28 #define UART_MR2_ERROR_MODE (1 << 6)
29 #define UART_MR2_BITS_PER_CHAR 0x30
30 #define UART_MR2_BITS_PER_CHAR_5 (0x0 << 4)
31 #define UART_MR2_BITS_PER_CHAR_6 (0x1 << 4)
32 #define UART_MR2_BITS_PER_CHAR_7 (0x2 << 4)
33 #define UART_MR2_BITS_PER_CHAR_8 (0x3 << 4)
34 #define UART_MR2_STOP_BIT_LEN_ONE (0x1 << 2)
35 #define UART_MR2_STOP_BIT_LEN_TWO (0x3 << 2)
36 #define UART_MR2_PARITY_MODE_NONE 0x0
37 #define UART_MR2_PARITY_MODE_ODD 0x1
38 #define UART_MR2_PARITY_MODE_EVEN 0x2
39 #define UART_MR2_PARITY_MODE_SPACE 0x3
40 #define UART_MR2_PARITY_MODE 0x3
42 #define UART_CSR 0x0008
43 #define UART_CSR_115200 0xFF
44 #define UART_CSR_57600 0xEE
45 #define UART_CSR_38400 0xDD
46 #define UART_CSR_28800 0xCC
47 #define UART_CSR_19200 0xBB
48 #define UART_CSR_14400 0xAA
49 #define UART_CSR_9600 0x99
50 #define UART_CSR_4800 0x77
51 #define UART_CSR_2400 0x55
52 #define UART_CSR_1200 0x44
53 #define UART_CSR_600 0x33
54 #define UART_CSR_300 0x22
56 #define UART_TF 0x000C
58 #define UART_CR 0x0010
59 #define UART_CR_CMD_NULL (0 << 4)
60 #define UART_CR_CMD_RESET_RX (1 << 4)
61 #define UART_CR_CMD_RESET_TX (2 << 4)
62 #define UART_CR_CMD_RESET_ERR (3 << 4)
63 #define UART_CR_CMD_RESET_BREAK_INT (4 << 4)
64 #define UART_CR_CMD_START_BREAK (5 << 4)
65 #define UART_CR_CMD_STOP_BREAK (6 << 4)
66 #define UART_CR_CMD_RESET_CTS (7 << 4)
67 #define UART_CR_CMD_PACKET_MODE (9 << 4)
68 #define UART_CR_CMD_MODE_RESET (12 << 4)
69 #define UART_CR_CMD_SET_RFR (13 << 4)
70 #define UART_CR_CMD_RESET_RFR (14 << 4)
71 #define UART_CR_TX_DISABLE (1 << 3)
72 #define UART_CR_TX_ENABLE (1 << 3)
73 #define UART_CR_RX_DISABLE (1 << 3)
74 #define UART_CR_RX_ENABLE (1 << 3)
76 #define UART_IMR 0x0014
77 #define UART_IMR_TXLEV (1 << 0)
78 #define UART_IMR_RXSTALE (1 << 3)
79 #define UART_IMR_RXLEV (1 << 4)
80 #define UART_IMR_DELTA_CTS (1 << 5)
81 #define UART_IMR_CURRENT_CTS (1 << 6)
83 #define UART_IPR_RXSTALE_LAST 0x20
84 #define UART_IPR_STALE_LSB 0x1F
85 #define UART_IPR_STALE_TIMEOUT_MSB 0x3FF80
87 #define UART_IPR 0x0018
88 #define UART_TFWR 0x001C
89 #define UART_RFWR 0x0020
90 #define UART_HCR 0x0024
92 #define UART_MREG 0x0028
93 #define UART_NREG 0x002C
94 #define UART_DREG 0x0030
95 #define UART_MNDREG 0x0034
96 #define UART_IRDA 0x0038
97 #define UART_MISR_MODE 0x0040
98 #define UART_MISR_RESET 0x0044
99 #define UART_MISR_EXPORT 0x0048
100 #define UART_MISR_VAL 0x004C
101 #define UART_TEST_CTRL 0x0050
103 #define UART_SR 0x0008
104 #define UART_SR_HUNT_CHAR (1 << 7)
105 #define UART_SR_RX_BREAK (1 << 6)
106 #define UART_SR_PAR_FRAME_ERR (1 << 5)
107 #define UART_SR_OVERRUN (1 << 4)
108 #define UART_SR_TX_EMPTY (1 << 3)
109 #define UART_SR_TX_READY (1 << 2)
110 #define UART_SR_RX_FULL (1 << 1)
111 #define UART_SR_RX_READY (1 << 0)
113 #define UART_RF 0x000C
114 #define UART_MISR 0x0010
115 #define UART_ISR 0x0014
117 #endif /* __DRIVERS_SERIAL_MSM_SERIAL_H */