?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[ARM] Better OR's for MVE compares
[llvm-core.git] / test / MC / Hexagon / PacketRules / registers_readonly.s
blobec11858971177c00dc2230f1d99c6da16a0fcba5
1 # RUN: not llvm-mc -arch=hexagon -filetype=obj %s 2>&1 | FileCheck %s
2
3 # CHECK: 4:3: error: Cannot write to read-only register `PC'
4 { pc = r0
5 r0 = r0 }
The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.