

Category	Instruction	Operands	Operation	Opcode	Fields
No-operation	nop	N/A	none	00 00 00	00 0000 0000 0000 0000 0000 0000
Arithmetic	add	rt,ra,rb	rt <= ra + rb	00 10 00	00 0000 0000 BBBB BAAA AA0T TTTT
	sub	rt,ra,rb	rt <= ra - rb	00 01 00	00 0000 0000 BBBB BAAA AA0T TTTT
	addi	rt,ra,imm	rt <= ra + immediate value	00 10 01	II IIII IIII IIII 0AAA AA0T TTTT
	subi	rt,ra,imm	rt <= ra - immediate value	00 01 01	II IIII IIII IIII 0AAA AA0T TTTT
	inc	rt,ra	rt <= ra + 1	00 10 10	00 0000 0000 0000 0AAA AA0T TTTT
	dec	rt,ra	rt <= ra - 1	00 01 10	00 0000 0000 0000 0AAA AA0T TTTT
Logic	not	rt,ra	rt <= NOT ra	01 11 11	00 0000 0000 0000 0AAA AA0T TTTT
	and	rt,ra,rb	rt <= ra AND rb	01 01 00	00 0000 0000 BBBB BAAA AA0T TTTT
	or	rt,ra,rb	rt <= ra OR rb	01 10 00	00 0000 0000 BBBB BAAA AA0T TTTT
	xor	rt,ra,rb	rt <= ra XOR rb	01 11 00	00 0000 0000 BBBB BAAA AA0T TTTT
	andi	rt,ra,imm	m rt <= ra AND immediate value	01 01 01	II IIII IIII IIII 0AAA AA0T TTTT
	ori	rt,ra,imm	rt <= ra OR immediate value	01 10 01	II IIII IIII IIII 0AAA AA0T TTTT
	xori	rt,ra,imm	rt <= ra XOR immediate value	01 11 01	II IIII IIII IIII 0AAA AA0T TTTT
	shl	rt,ra,n	rt <= ra shifted left by n bits	01 00 01	00 NNNN 0000 0000 0AAA AA0T TTTT
	shr	rt,ra,n	rt <= ra shifted right by n bits	01 00 00	00 NNNN 0000 0000 0AAA AA0T TTTT
	rol	rt,ra,n	n rt <= ra rotated left by n bits	01 00 11	00 NNNN 0000 0000 0AAA AA0T TTTT
rор	rt,ra,n	rt <= ra rotated right by n bits	01 00 10	00 NNNN 0000 0000 0AAA AA0T TTTT	
Transfer	move	rt,ra	rt <= ra	10 00 00	00 0000 0000 0000 0AAA AA0T TTTT
	loadi	rt,addr	rt <= DMEM[addr] {direct addressing}	10 01 01	AA AAAA AAAA AAAA AAAA AA0T TTTT
	loadr	rt,ra	rt <= DMEM[ra] {register indirect addressing}	10 01 10	00 0000 0000 0000 0AAA AA0T TTTT
	loado	rt,ra,off	rt <= DMEM[ra+off] {base plus offset addressing}	10 01 11	00 0000 0000 0000 0AAA AA0T TTTT
	stori	rt,addr	DMEM[addr] <= rb {direct addressing}	10 10 01	AA AAAA AAAA AAAA AAAA AA0T TTTT
	storr	rt,ra	DMEM[ra] <= rb {register indirect addressing}	10 10 10	00 0000 0000 0000 0AAA AA0T TTTT
	storo	rt,ra,off	DMEM[ra+off] <= rb {base plus offset addressing}	10 10 11	00 0000 0000 0000 0AAA AA0T TTTT
control	jmp	off	Jump to IMEM[PC+off]	11 00 00	00 0000 0000 0000 0000 0000 0000
	brc	ra,cond,off	f If condition is true, then jump to IMEM[PC+off], else continue Conditions: ra = 0 ; ra ≠ 0 ; ra = 1; ra < 0; ra > 0; ra ≤ 0; ra ≥ 0	11 10 00	00 0000 0000 0000 0AAA AA00 0CCC

Operands	Fields
rt,ra,rb	00 0000 0000 BBBB BAAA AA0T TTTT
rt,ra,off	00 0000 0000 0000 0AAA AA0T TTTT
rt,ra,n	00 NNNN 0000 0000 0AAA AA0T TTTT
rt,ra,imm	II IIII IIII IIII 0AAA AA0T TTTT
rt,ra	00 0000 0000 0000 0AAA AA0T TTTT
rt,imm	II IIII IIII IIII IIII II0T TTTT
ra,cond,off	00 0000 0000 0000 0AAA AA00 0CCC
rt,addr	AA AAAA AAAA AAAA AAAA AA0T TTTT
off	00 0000 0000 0000 0000 0000 0000
N/A	00 0000 0000 0000 0000 0000 0000

Spec	num	bits
Instruction set	4.29E+09	32
opcode	64	6
data size	65536	16
registers	32	5
data offset	512	9
instruction offset	256	8
max shift	16	4
flags	7	3

Command	Steps	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
SHR R3, R1, 5	S1 - Fetch	000	000	000	0x00000	0x00000	0	0100	111	000000	0
	S2 - Reg R	000	001	000	0x00000	0x00000	0	0000	000	000000	0
	S3 - ALU	000	000	000	0x00000	0x00000	0	0000	011	10101	0
	S4 - Reg W	000	000	011	0x00000	0x00000	0	0000	000	000000	1
LOADI R5, 0xAF1F	S1 - Fetch	000	000	000	0x00000	0x00000	0	0100	111	000000	0
	S4 - Mem RW	000	000	000	0xAF1F	0x00000	0	0010	000	000000	0
	S5 - Reg W	000	000	101	0x00000	0x00000	0	0001	000	000000	1
BRNEQ R3, 0x11A	S1 - Fetch	000	000	000	0x00000	0x00000	0	0100	111	000000	0
	S2 - Reg R	011	000	000	0x00000	0x011A	0	1100	101	000000	0
	S3 - ALU	000	000	000	0x00000	0x00000	0	0000	101	000000	0

Command	Opcode	RA[2:0]	RB[2:0]	WA[2:0]	IMM[15:0]	OEN	S[4:1]	AI[2:0]	SH[5:0]	WEN
move R2, R7	10001	111	000	010	0xΦΦΦΦ	0	0ΦΦ0	101	ΦΦ0000	0
movi R3, 0x0000	10000	000	ΦΦΦ	011	0x0000	0	0ΦΦ1	101	ΦΦ0000	0
move R4, R1	10001	001	000	001	0xΦΦΦΦ	0	0ΦΦ0	101	ΦΦ0000	0
movi R5, 0x0001	10000	000	ΦΦΦ	101	0x0001	0	0ΦΦ1	101	ΦΦ0000	0
br R4, 000, loop_end_label	11000	100	000	ΦΦΦ	0x0005	0	ΦΦΦ1	101	ΦΦ0000	0
and R6, R2, R4	01100	010	100	110	0xΦΦΦΦ	0	0ΦΦ0	001	ΦΦ0000	0
xor R3, R6, R4	01110	110	100	011	0xΦΦΦΦ	0	0ΦΦ0	010	ΦΦ0000	0
shr R2, R2, 1	01001	010	000	010	0xΦΦΦΦ	0	0ΦΦ0	101	100001	0
dec R4, R4	00011	100	ΦΦΦ	100	0xΦΦΦΦ	0	0ΦΦ0	100	ΦΦ0000	0
br R0, 000, loop_start_label	11000	ΦΦΦ	000	ΦΦΦ	0xFFFF	0	ΦΦΦ1	101	ΦΦ0000	0
storo R7, R3, 2	10111	011	ΦΦΦ	111	0x0002	1	00Φ1	101	ΦΦ0000	1