?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
snapshot (tar.gz zip)
Added second type of Virtual Silicon two-port SRAM (for register file). Changed defin...
tree805f56a0f61df817ec273fd6a44e3d0d06113393
drwxr-xr-x - bench tree | history
drwxr-xr-x - doc tree | history
drwxr-xr-x - lib tree | history
drwxr-xr-x - rtl tree | history
drwxr-xr-x - sim tree | history
drwxr-xr-x - syn tree | history
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities