?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
Updated from xess branch.
[or1200.git] / doc / 
tree59875639f1d0b12419c2597db701a9c6cb60a846
drwxr-xr-x   ..
-rw-r--r-- 1500160 or1200_spec.doc blob | blame | history | raw
-rw-r--r-- 599747 or1200_spec.pdf blob | blame | history | raw
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities