?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ia64/kvm: compilation fix. export account_system_vtime.
[pv_ops_mirror.git] / drivers / ide / pci / amd74xx.c
blobefcf54338be7b9c63543f496f3548d71d8825be2
1 /*
2 * AMD 755/756/766/8111 and nVidia nForce/2/2s/3/3s/CK804/MCP04
3 * IDE driver for Linux.
4 *
5 * Copyright (c) 2000-2002 Vojtech Pavlik
6 * Copyright (c) 2007 Bartlomiej Zolnierkiewicz
7 *
8 * Based on the work of:
9 * Andre Hedrick
10 */
11
12 /*
13 * This program is free software; you can redistribute it and/or modify it
14 * under the terms of the GNU General Public License version 2 as published by
15 * the Free Software Foundation.
16 */
17
18 #include <linux/module.h>
19 #include <linux/kernel.h>
20 #include <linux/pci.h>
21 #include <linux/init.h>
22 #include <linux/ide.h>
23
24 #include "ide-timing.h"
25
26 enum {
27 AMD_IDE_CONFIG = 0x41,
28 AMD_CABLE_DETECT = 0x42,
29 AMD_DRIVE_TIMING = 0x48,
30 AMD_8BIT_TIMING = 0x4e,
31 AMD_ADDRESS_SETUP = 0x4c,
32 AMD_UDMA_TIMING = 0x50,
33 };
34
35 static unsigned int amd_80w;
36 static unsigned int amd_clock;
37
38 static char *amd_dma[] = { "16", "25", "33", "44", "66", "100", "133" };
39 static unsigned char amd_cyc2udma[] = { 6, 6, 5, 4, 0, 1, 1, 2, 2, 3, 3, 3, 3, 3, 3, 7 };
40
41 static inline u8 amd_offset(struct pci_dev *dev)
42 {
43 return (dev->vendor == PCI_VENDOR_ID_NVIDIA) ? 0x10 : 0;
44 }
45
46 /*
47 * amd_set_speed() writes timing values to the chipset registers
48 */
49
50 static void amd_set_speed(struct pci_dev *dev, u8 dn, u8 udma_mask,
51 struct ide_timing *timing)
52 {
53 u8 t = 0, offset = amd_offset(dev);
54
55 pci_read_config_byte(dev, AMD_ADDRESS_SETUP + offset, &t);
56 t = (t & ~(3 << ((3 - dn) << 1))) | ((FIT(timing->setup, 1, 4) - 1) << ((3 - dn) << 1));
57 pci_write_config_byte(dev, AMD_ADDRESS_SETUP + offset, t);
58
59 pci_write_config_byte(dev, AMD_8BIT_TIMING + offset + (1 - (dn >> 1)),
60 ((FIT(timing->act8b, 1, 16) - 1) << 4) | (FIT(timing->rec8b, 1, 16) - 1));
61
62 pci_write_config_byte(dev, AMD_DRIVE_TIMING + offset + (3 - dn),
63 ((FIT(timing->active, 1, 16) - 1) << 4) | (FIT(timing->recover, 1, 16) - 1));
64
65 switch (udma_mask) {
66 case ATA_UDMA2: t = timing->udma ? (0xc0 | (FIT(timing->udma, 2, 5) - 2)) : 0x03; break;
67 case ATA_UDMA4: t = timing->udma ? (0xc0 | amd_cyc2udma[FIT(timing->udma, 2, 10)]) : 0x03; break;
68 case ATA_UDMA5: t = timing->udma ? (0xc0 | amd_cyc2udma[FIT(timing->udma, 1, 10)]) : 0x03; break;
69 case ATA_UDMA6: t = timing->udma ? (0xc0 | amd_cyc2udma[FIT(timing->udma, 1, 15)]) : 0x03; break;
70 default: return;
71 }
72
73 pci_write_config_byte(dev, AMD_UDMA_TIMING + offset + (3 - dn), t);
74 }
75
76 /*
77 * amd_set_drive() computes timing values and configures the chipset
78 * to a desired transfer mode. It also can be called by upper layers.
79 */
80
81 static void amd_set_drive(ide_drive_t *drive, const u8 speed)
82 {
83 ide_hwif_t *hwif = drive->hwif;
84 struct pci_dev *dev = to_pci_dev(hwif->dev);
85 ide_drive_t *peer = hwif->drives + (~drive->dn & 1);
86 struct ide_timing t, p;
87 int T, UT;
88 u8 udma_mask = hwif->ultra_mask;
89
90 T = 1000000000 / amd_clock;
91 UT = (udma_mask == ATA_UDMA2) ? T : (T / 2);
92
93 ide_timing_compute(drive, speed, &t, T, UT);
94
95 if (peer->present) {
96 ide_timing_compute(peer, peer->current_speed, &p, T, UT);
97 ide_timing_merge(&p, &t, &t, IDE_TIMING_8BIT);
98 }
99
100 if (speed == XFER_UDMA_5 && amd_clock <= 33333) t.udma = 1;
101 if (speed == XFER_UDMA_6 && amd_clock <= 33333) t.udma = 15;
102
103 amd_set_speed(dev, drive->dn, udma_mask, &t);
104 }
105
106 /*
107 * amd_set_pio_mode() is a callback from upper layers for PIO-only tuning.
108 */
109
110 static void amd_set_pio_mode(ide_drive_t *drive, const u8 pio)
111 {
112 amd_set_drive(drive, XFER_PIO_0 + pio);
113 }
114
115 static void __devinit amd7409_cable_detect(struct pci_dev *dev,
116 const char *name)
117 {
118 /* no host side cable detection */
119 amd_80w = 0x03;
120 }
121
122 static void __devinit amd7411_cable_detect(struct pci_dev *dev,
123 const char *name)
124 {
125 int i;
126 u32 u = 0;
127 u8 t = 0, offset = amd_offset(dev);
128
129 pci_read_config_byte(dev, AMD_CABLE_DETECT + offset, &t);
130 pci_read_config_dword(dev, AMD_UDMA_TIMING + offset, &u);
131 amd_80w = ((t & 0x3) ? 1 : 0) | ((t & 0xc) ? 2 : 0);
132 for (i = 24; i >= 0; i -= 8)
133 if (((u >> i) & 4) && !(amd_80w & (1 << (1 - (i >> 4))))) {
134 printk(KERN_WARNING "%s: BIOS didn't set cable bits "
135 "correctly. Enabling workaround.\n",
136 name);
137 amd_80w |= (1 << (1 - (i >> 4)));
138 }
139 }
140
141 /*
142 * The initialization callback. Initialize drive independent registers.
143 */
144
145 static unsigned int __devinit init_chipset_amd74xx(struct pci_dev *dev,
146 const char *name)
147 {
148 u8 t = 0, offset = amd_offset(dev);
149
150 /*
151 * Check 80-wire cable presence.
152 */
153
154 if (dev->vendor == PCI_VENDOR_ID_AMD &&
155 dev->device == PCI_DEVICE_ID_AMD_COBRA_7401)
156 ; /* no UDMA > 2 */
157 else if (dev->vendor == PCI_VENDOR_ID_AMD &&
158 dev->device == PCI_DEVICE_ID_AMD_VIPER_7409)
159 amd7409_cable_detect(dev, name);
160 else
161 amd7411_cable_detect(dev, name);
162
163 /*
164 * Take care of prefetch & postwrite.
165 */
166
167 pci_read_config_byte(dev, AMD_IDE_CONFIG + offset, &t);
168 /*
169 * Check for broken FIFO support.
170 */
171 if (dev->vendor == PCI_VENDOR_ID_AMD &&
172 dev->vendor == PCI_DEVICE_ID_AMD_VIPER_7411)
173 t &= 0x0f;
174 else
175 t |= 0xf0;
176 pci_write_config_byte(dev, AMD_IDE_CONFIG + offset, t);
177
178 /*
179 * Determine the system bus clock.
180 */
181
182 amd_clock = (ide_pci_clk ? ide_pci_clk : system_bus_clock()) * 1000;
183
184 switch (amd_clock) {
185 case 33000: amd_clock = 33333; break;
186 case 37000: amd_clock = 37500; break;
187 case 41000: amd_clock = 41666; break;
188 }
189
190 if (amd_clock < 20000 || amd_clock > 50000) {
191 printk(KERN_WARNING "%s: User given PCI clock speed impossible (%d), using 33 MHz instead.\n",
192 name, amd_clock);
193 amd_clock = 33333;
194 }
195
196 return dev->irq;
197 }
198
199 static u8 __devinit amd_cable_detect(ide_hwif_t *hwif)
200 {
201 if ((amd_80w >> hwif->channel) & 1)
202 return ATA_CBL_PATA80;
203 else
204 return ATA_CBL_PATA40;
205 }
206
207 static void __devinit init_hwif_amd74xx(ide_hwif_t *hwif)
208 {
209 struct pci_dev *dev = to_pci_dev(hwif->dev);
210
211 if (hwif->irq == 0) /* 0 is bogus but will do for now */
212 hwif->irq = pci_get_legacy_ide_irq(dev, hwif->channel);
213 }
214
215 static const struct ide_port_ops amd_port_ops = {
216 .set_pio_mode = amd_set_pio_mode,
217 .set_dma_mode = amd_set_drive,
218 .cable_detect = amd_cable_detect,
219 };
220
221 #define IDE_HFLAGS_AMD \
222 (IDE_HFLAG_PIO_NO_BLACKLIST | \
223 IDE_HFLAG_ABUSE_SET_DMA_MODE | \
224 IDE_HFLAG_POST_SET_MODE | \
225 IDE_HFLAG_IO_32BIT | \
226 IDE_HFLAG_UNMASK_IRQS)
227
228 #define DECLARE_AMD_DEV(name_str, swdma, udma) \
229 { \
230 .name = name_str, \
231 .init_chipset = init_chipset_amd74xx, \
232 .init_hwif = init_hwif_amd74xx, \
233 .enablebits = {{0x40,0x02,0x02}, {0x40,0x01,0x01}}, \
234 .port_ops = &amd_port_ops, \
235 .host_flags = IDE_HFLAGS_AMD, \
236 .pio_mask = ATA_PIO5, \
237 .swdma_mask = swdma, \
238 .mwdma_mask = ATA_MWDMA2, \
239 .udma_mask = udma, \
240 }
241
242 #define DECLARE_NV_DEV(name_str, udma) \
243 { \
244 .name = name_str, \
245 .init_chipset = init_chipset_amd74xx, \
246 .init_hwif = init_hwif_amd74xx, \
247 .enablebits = {{0x50,0x02,0x02}, {0x50,0x01,0x01}}, \
248 .port_ops = &amd_port_ops, \
249 .host_flags = IDE_HFLAGS_AMD, \
250 .pio_mask = ATA_PIO5, \
251 .swdma_mask = ATA_SWDMA2, \
252 .mwdma_mask = ATA_MWDMA2, \
253 .udma_mask = udma, \
254 }
255
256 static const struct ide_port_info amd74xx_chipsets[] __devinitdata = {
257 /* 0 */ DECLARE_AMD_DEV("AMD7401", 0x00, ATA_UDMA2),
258 /* 1 */ DECLARE_AMD_DEV("AMD7409", ATA_SWDMA2, ATA_UDMA4),
259 /* 2 */ DECLARE_AMD_DEV("AMD7411", ATA_SWDMA2, ATA_UDMA5),
260 /* 3 */ DECLARE_AMD_DEV("AMD7441", ATA_SWDMA2, ATA_UDMA5),
261 /* 4 */ DECLARE_AMD_DEV("AMD8111", ATA_SWDMA2, ATA_UDMA6),
262
263 /* 5 */ DECLARE_NV_DEV("NFORCE", ATA_UDMA5),
264 /* 6 */ DECLARE_NV_DEV("NFORCE2", ATA_UDMA6),
265 /* 7 */ DECLARE_NV_DEV("NFORCE2-U400R", ATA_UDMA6),
266 /* 8 */ DECLARE_NV_DEV("NFORCE2-U400R-SATA", ATA_UDMA6),
267 /* 9 */ DECLARE_NV_DEV("NFORCE3-150", ATA_UDMA6),
268 /* 10 */ DECLARE_NV_DEV("NFORCE3-250", ATA_UDMA6),
269 /* 11 */ DECLARE_NV_DEV("NFORCE3-250-SATA", ATA_UDMA6),
270 /* 12 */ DECLARE_NV_DEV("NFORCE3-250-SATA2", ATA_UDMA6),
271 /* 13 */ DECLARE_NV_DEV("NFORCE-CK804", ATA_UDMA6),
272 /* 14 */ DECLARE_NV_DEV("NFORCE-MCP04", ATA_UDMA6),
273 /* 15 */ DECLARE_NV_DEV("NFORCE-MCP51", ATA_UDMA6),
274 /* 16 */ DECLARE_NV_DEV("NFORCE-MCP55", ATA_UDMA6),
275 /* 17 */ DECLARE_NV_DEV("NFORCE-MCP61", ATA_UDMA6),
276 /* 18 */ DECLARE_NV_DEV("NFORCE-MCP65", ATA_UDMA6),
277 /* 19 */ DECLARE_NV_DEV("NFORCE-MCP67", ATA_UDMA6),
278 /* 20 */ DECLARE_NV_DEV("NFORCE-MCP73", ATA_UDMA6),
279 /* 21 */ DECLARE_NV_DEV("NFORCE-MCP77", ATA_UDMA6),
280
281 /* 22 */ DECLARE_AMD_DEV("AMD5536", ATA_SWDMA2, ATA_UDMA5),
282 };
283
284 static int __devinit amd74xx_probe(struct pci_dev *dev, const struct pci_device_id *id)
285 {
286 struct ide_port_info d;
287 u8 idx = id->driver_data;
288
289 d = amd74xx_chipsets[idx];
290
291 /*
292 * Check for bad SWDMA and incorrectly wired Serenade mainboards.
293 */
294 if (idx == 1) {
295 if (dev->revision <= 7)
296 d.swdma_mask = 0;
297 d.host_flags |= IDE_HFLAG_CLEAR_SIMPLEX;
298 } else if (idx == 4) {
299 if (dev->subsystem_vendor == PCI_VENDOR_ID_AMD &&
300 dev->subsystem_device == PCI_DEVICE_ID_AMD_SERENADE)
301 d.udma_mask = ATA_UDMA5;
302 }
303
304 printk(KERN_INFO "%s: %s (rev %02x) UDMA%s controller\n",
305 d.name, pci_name(dev), dev->revision,
306 amd_dma[fls(d.udma_mask) - 1]);
307
308 return ide_setup_pci_device(dev, &d);
309 }
310
311 static const struct pci_device_id amd74xx_pci_tbl[] = {
312 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_COBRA_7401), 0 },
313 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_VIPER_7409), 1 },
314 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_VIPER_7411), 2 },
315 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_OPUS_7441), 3 },
316 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_8111_IDE), 4 },
317 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_IDE), 5 },
318 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2_IDE), 6 },
319 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2S_IDE), 7 },
320 #ifdef CONFIG_BLK_DEV_IDE_SATA
321 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2S_SATA), 8 },
322 #endif
323 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3_IDE), 9 },
324 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3S_IDE), 10 },
325 #ifdef CONFIG_BLK_DEV_IDE_SATA
326 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3S_SATA), 11 },
327 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3S_SATA2), 12 },
328 #endif
329 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_CK804_IDE), 13 },
330 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP04_IDE), 14 },
331 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP51_IDE), 15 },
332 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_IDE), 16 },
333 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP61_IDE), 17 },
334 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP65_IDE), 18 },
335 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP67_IDE), 19 },
336 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP73_IDE), 20 },
337 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP77_IDE), 21 },
338 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_CS5536_IDE), 22 },
339 { 0, },
340 };
341 MODULE_DEVICE_TABLE(pci, amd74xx_pci_tbl);
342
343 static struct pci_driver driver = {
344 .name = "AMD_IDE",
345 .id_table = amd74xx_pci_tbl,
346 .probe = amd74xx_probe,
347 };
348
349 static int __init amd74xx_ide_init(void)
350 {
351 return ide_pci_register_driver(&driver);
352 }
353
354 module_init(amd74xx_ide_init);
355
356 MODULE_AUTHOR("Vojtech Pavlik");
357 MODULE_DESCRIPTION("AMD PCI IDE driver");
358 MODULE_LICENSE("GPL");
Mirror for ia64_pv_ops.git