include/hw/ppc/pnv_xscom.h

   1 /*
   2  * QEMU PowerPC PowerNV XSCOM bus definitions
   3  *
   4  * Copyright (c) 2016, IBM Corporation.
   5  *
   6  * This library is free software; you can redistribute it and/or
   7  * modify it under the terms of the GNU Lesser General Public
   8  * License as published by the Free Software Foundation; either
   9  * version 2.1 of the License, or (at your option) any later version.
  10  *
  11  * This library is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14  * Lesser General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU Lesser General Public
  17  * License along with this library; if not, see <http://www.gnu.org/licenses/>.
  18  */
  19
  20 #ifndef PPC_PNV_XSCOM_H
  21 #define PPC_PNV_XSCOM_H
  22
  23 #include "exec/memory.h"
  24
  25 typedef struct PnvXScomInterface PnvXScomInterface;
  26 typedef struct PnvChip PnvChip;
  27
  28 #define TYPE_PNV_XSCOM_INTERFACE "pnv-xscom-interface"
  29 #define PNV_XSCOM_INTERFACE(obj) \
  30     INTERFACE_CHECK(PnvXScomInterface, (obj), TYPE_PNV_XSCOM_INTERFACE)
  31 typedef struct PnvXScomInterfaceClass PnvXScomInterfaceClass;
  32 DECLARE_CLASS_CHECKERS(PnvXScomInterfaceClass, PNV_XSCOM_INTERFACE,
  33                        TYPE_PNV_XSCOM_INTERFACE)
  34
  35 struct PnvXScomInterfaceClass {
  36     InterfaceClass parent;
  37     int (*dt_xscom)(PnvXScomInterface *dev, void *fdt, int offset);
  38 };
  39
  40 /*
  41  * Layout of the XSCOM PCB addresses of EX core 1 (POWER 8)
  42  *
  43  *   GPIO        0x1100xxxx
  44  *   SCOM        0x1101xxxx
  45  *   OHA         0x1102xxxx
  46  *   CLOCK CTL   0x1103xxxx
  47  *   FIR         0x1104xxxx
  48  *   THERM       0x1105xxxx
  49  *   <reserved>  0x1106xxxx
  50  *               ..
  51  *               0x110Exxxx
  52  *   PCB SLAVE   0x110Fxxxx
  53  */
  54
  55 #define PNV_XSCOM_EX_CORE_BASE    0x10000000ull
  56
  57 #define PNV_XSCOM_EX_BASE(core) \
  58     (PNV_XSCOM_EX_CORE_BASE | ((uint64_t)(core) << 24))
  59 #define PNV_XSCOM_EX_SIZE         0x100000
  60
  61 #define PNV_XSCOM_LPC_BASE        0xb0020
  62 #define PNV_XSCOM_LPC_SIZE        0x4
  63
  64 #define PNV_XSCOM_PSIHB_BASE      0x2010900
  65 #define PNV_XSCOM_PSIHB_SIZE      0x20
  66
  67 #define PNV_XSCOM_CHIPTOD_BASE    0x0040000
  68 #define PNV_XSCOM_CHIPTOD_SIZE    0x31
  69
  70 #define PNV_XSCOM_OCC_BASE        0x0066000
  71 #define PNV_XSCOM_OCC_SIZE        0x6000
  72
  73 #define PNV_XSCOM_PBA_BASE        0x2013f00
  74 #define PNV_XSCOM_PBA_SIZE        0x40
  75
  76 #define PNV_XSCOM_PBCQ_NEST_BASE  0x2012000
  77 #define PNV_XSCOM_PBCQ_NEST_SIZE  0x46
  78
  79 #define PNV_XSCOM_PBCQ_PCI_BASE   0x9012000
  80 #define PNV_XSCOM_PBCQ_PCI_SIZE   0x15
  81
  82 #define PNV_XSCOM_PBCQ_SPCI_BASE  0x9013c00
  83 #define PNV_XSCOM_PBCQ_SPCI_SIZE  0x5
  84
  85 #define PNV9_XSCOM_ADU_BASE       0x0090000
  86 #define PNV9_XSCOM_ADU_SIZE       0x55
  87
  88 /*
  89  * Layout of the XSCOM PCB addresses (POWER 9)
  90  */
  91 #define PNV9_XSCOM_EC_BASE(core) \
  92     ((uint64_t)(((core) & 0x1F) + 0x20) << 24)
  93 #define PNV9_XSCOM_EC_SIZE        0x100000
  94
  95 #define PNV9_XSCOM_EQ_BASE(core) \
  96     ((uint64_t)(((core) & 0x1C) + 0x40) << 22)
  97 #define PNV9_XSCOM_EQ_SIZE        0x100000
  98
  99 #define PNV9_XSCOM_I2CM_BASE      0xa0000
 100 #define PNV9_XSCOM_I2CM_SIZE      0x1000
 101
 102 #define PNV9_XSCOM_CHIPTOD_BASE   PNV_XSCOM_CHIPTOD_BASE
 103 #define PNV9_XSCOM_CHIPTOD_SIZE   PNV_XSCOM_CHIPTOD_SIZE
 104
 105 #define PNV9_XSCOM_OCC_BASE       PNV_XSCOM_OCC_BASE
 106 #define PNV9_XSCOM_OCC_SIZE       0x8000
 107
 108 #define PNV9_XSCOM_SBE_CTRL_BASE  0x00050008
 109 #define PNV9_XSCOM_SBE_CTRL_SIZE  0x1
 110
 111 #define PNV9_XSCOM_SBE_MBOX_BASE  0x000D0050
 112 #define PNV9_XSCOM_SBE_MBOX_SIZE  0x16
 113
 114 #define PNV9_XSCOM_PBA_BASE       0x5012b00
 115 #define PNV9_XSCOM_PBA_SIZE       0x40
 116
 117 #define PNV9_XSCOM_PSIHB_BASE     0x5012900
 118 #define PNV9_XSCOM_PSIHB_SIZE     0x100
 119
 120 #define PNV9_XSCOM_XIVE_BASE      0x5013000
 121 #define PNV9_XSCOM_XIVE_SIZE      0x300
 122
 123 #define PNV9_XSCOM_PEC_NEST_BASE  0x4010c00
 124 #define PNV9_XSCOM_PEC_NEST_SIZE  0x100
 125
 126 #define PNV9_XSCOM_PEC_PCI_BASE   0xd010800
 127 #define PNV9_XSCOM_PEC_PCI_SIZE   0x200
 128
 129 /* XSCOM PCI "pass-through" window to PHB SCOM */
 130 #define PNV9_XSCOM_PEC_PCI_STK0   0x100
 131 #define PNV9_XSCOM_PEC_PCI_STK1   0x140
 132 #define PNV9_XSCOM_PEC_PCI_STK2   0x180
 133
 134 #define PNV10_XSCOM_ADU_BASE      0x0090000
 135 #define PNV10_XSCOM_ADU_SIZE      0x55
 136
 137 /*
 138  * Layout of the XSCOM PCB addresses (POWER 10)
 139  */
 140 #define PNV10_XSCOM_EQ_CHIPLET(core)  (0x20 + ((core) >> 2))
 141 #define PNV10_XSCOM_EQ(chiplet)       ((chiplet) << 24)
 142 #define PNV10_XSCOM_EC(proc)                    \
 143     ((0x2 << 16) | ((1 << (3 - (proc))) << 12))
 144
 145 #define PNV10_XSCOM_QME(chiplet) \
 146         (PNV10_XSCOM_EQ(chiplet) | (0xE << 16))
 147
 148 /*
 149  * Make the region larger by 0x1000 (instead of starting at an offset) so the
 150  * modelled addresses start from 0
 151  */
 152 #define PNV10_XSCOM_QME_BASE(core)     \
 153     ((uint64_t) PNV10_XSCOM_QME(PNV10_XSCOM_EQ_CHIPLET(core)))
 154 #define PNV10_XSCOM_QME_SIZE        (0x8000 + 0x1000)
 155
 156 #define PNV10_XSCOM_EQ_BASE(core)     \
 157     ((uint64_t) PNV10_XSCOM_EQ(PNV10_XSCOM_EQ_CHIPLET(core)))
 158 #define PNV10_XSCOM_EQ_SIZE        0x20000
 159
 160 #define PNV10_XSCOM_EC_BASE(core) \
 161     ((uint64_t) PNV10_XSCOM_EQ_BASE(core) | PNV10_XSCOM_EC(core & 0x3))
 162 #define PNV10_XSCOM_EC_SIZE        0x1000
 163
 164 #define PNV10_XSCOM_PSIHB_BASE     0x3011D00
 165 #define PNV10_XSCOM_PSIHB_SIZE     0x100
 166
 167 #define PNV10_XSCOM_I2CM_BASE      PNV9_XSCOM_I2CM_BASE
 168 #define PNV10_XSCOM_I2CM_SIZE      PNV9_XSCOM_I2CM_SIZE
 169
 170 #define PNV10_XSCOM_CHIPTOD_BASE   PNV9_XSCOM_CHIPTOD_BASE
 171 #define PNV10_XSCOM_CHIPTOD_SIZE   PNV9_XSCOM_CHIPTOD_SIZE
 172
 173 #define PNV10_XSCOM_OCC_BASE       PNV9_XSCOM_OCC_BASE
 174 #define PNV10_XSCOM_OCC_SIZE       PNV9_XSCOM_OCC_SIZE
 175
 176 #define PNV10_XSCOM_SBE_CTRL_BASE  PNV9_XSCOM_SBE_CTRL_BASE
 177 #define PNV10_XSCOM_SBE_CTRL_SIZE  PNV9_XSCOM_SBE_CTRL_SIZE
 178
 179 #define PNV10_XSCOM_SBE_MBOX_BASE  PNV9_XSCOM_SBE_MBOX_BASE
 180 #define PNV10_XSCOM_SBE_MBOX_SIZE  PNV9_XSCOM_SBE_MBOX_SIZE
 181
 182 #define PNV10_XSCOM_PBA_BASE       0x01010CDA
 183 #define PNV10_XSCOM_PBA_SIZE       0x40
 184
 185 #define PNV10_XSCOM_XIVE2_BASE     0x2010800
 186 #define PNV10_XSCOM_XIVE2_SIZE     0x400
 187
 188 #define PNV10_XSCOM_N1_CHIPLET_CTRL_REGS_BASE      0x3000000
 189 #define PNV10_XSCOM_CHIPLET_CTRL_REGS_SIZE         0x400
 190
 191 #define PNV10_XSCOM_N1_PB_SCOM_EQ_BASE      0x3011000
 192 #define PNV10_XSCOM_N1_PB_SCOM_EQ_SIZE      0x200
 193
 194 #define PNV10_XSCOM_N1_PB_SCOM_ES_BASE      0x3011300
 195 #define PNV10_XSCOM_N1_PB_SCOM_ES_SIZE      0x100
 196
 197 #define PNV10_XSCOM_PEC_NEST_BASE  0x3011800 /* index goes downwards ... */
 198 #define PNV10_XSCOM_PEC_NEST_SIZE  0x100
 199
 200 #define PNV10_XSCOM_PEC_PCI_BASE   0x8010800 /* index goes upwards ... */
 201 #define PNV10_XSCOM_PEC_PCI_SIZE   0x200
 202
 203 #define PNV10_XSCOM_PIB_SPIC_BASE 0xc0000
 204 #define PNV10_XSCOM_PIB_SPIC_SIZE 0x20
 205
 206 void pnv_xscom_init(PnvChip *chip, uint64_t size, hwaddr addr);
 207 int pnv_dt_xscom(PnvChip *chip, void *fdt, int root_offset,
 208                  uint64_t xscom_base, uint64_t xscom_size,
 209                  const char *compat, int compat_size);
 210
 211 void pnv_xscom_add_subregion(PnvChip *chip, hwaddr offset,
 212                              MemoryRegion *mr);
 213 void pnv_xscom_region_init(MemoryRegion *mr,
 214                            Object *owner,
 215                            const MemoryRegionOps *ops,
 216                            void *opaque,
 217                            const char *name,
 218                            uint64_t size);
 219
 220 #endif /* PPC_PNV_XSCOM_H */