hw/mips_mipssim.c

   1 /*
   2  * QEMU/mipssim emulation
   3  *
   4  * Emulates a very simple machine model similar to the one used by the
   5  * proprietary MIPS emulator.
   6  *
   7  * Copyright (c) 2007 Thiemo Seufer
   8  *
   9  * Permission is hereby granted, free of charge, to any person obtaining a copy
  10  * of this software and associated documentation files (the "Software"), to deal
  11  * in the Software without restriction, including without limitation the rights
  12  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  13  * copies of the Software, and to permit persons to whom the Software is
  14  * furnished to do so, subject to the following conditions:
  15  *
  16  * The above copyright notice and this permission notice shall be included in
  17  * all copies or substantial portions of the Software.
  18  *
  19  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  23  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  24  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  25  * THE SOFTWARE.
  26  */
  27 #include "hw.h"
  28 #include "mips.h"
  29 #include "mips_cpudevs.h"
  30 #include "serial.h"
  31 #include "isa.h"
  32 #include "net.h"
  33 #include "sysemu.h"
  34 #include "boards.h"
  35 #include "mips-bios.h"
  36 #include "loader.h"
  37 #include "elf.h"
  38 #include "sysbus.h"
  39 #include "exec-memory.h"
  40
  41 static struct _loaderparams {
  42     int ram_size;
  43     const char *kernel_filename;
  44     const char *kernel_cmdline;
  45     const char *initrd_filename;
  46 } loaderparams;
  47
  48 typedef struct ResetData {
  49     MIPSCPU *cpu;
  50     uint64_t vector;
  51 } ResetData;
  52
  53 static int64_t load_kernel(void)
  54 {
  55     int64_t entry, kernel_high;
  56     long kernel_size;
  57     long initrd_size;
  58     ram_addr_t initrd_offset;
  59     int big_endian;
  60
  61 #ifdef TARGET_WORDS_BIGENDIAN
  62     big_endian = 1;
  63 #else
  64     big_endian = 0;
  65 #endif
  66
  67     kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
  68                            NULL, (uint64_t *)&entry, NULL,
  69                            (uint64_t *)&kernel_high, big_endian,
  70                            ELF_MACHINE, 1);
  71     if (kernel_size >= 0) {
  72         if ((entry & ~0x7fffffffULL) == 0x80000000)
  73             entry = (int32_t)entry;
  74     } else {
  75         fprintf(stderr, "qemu: could not load kernel '%s'\n",
  76                 loaderparams.kernel_filename);
  77         exit(1);
  78     }
  79
  80     /* load initrd */
  81     initrd_size = 0;
  82     initrd_offset = 0;
  83     if (loaderparams.initrd_filename) {
  84         initrd_size = get_image_size (loaderparams.initrd_filename);
  85         if (initrd_size > 0) {
  86             initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK;
  87             if (initrd_offset + initrd_size > loaderparams.ram_size) {
  88                 fprintf(stderr,
  89                         "qemu: memory too small for initial ram disk '%s'\n",
  90                         loaderparams.initrd_filename);
  91                 exit(1);
  92             }
  93             initrd_size = load_image_targphys(loaderparams.initrd_filename,
  94                 initrd_offset, loaderparams.ram_size - initrd_offset);
  95         }
  96         if (initrd_size == (target_ulong) -1) {
  97             fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
  98                     loaderparams.initrd_filename);
  99             exit(1);
 100         }
 101     }
 102     return entry;
 103 }
 104
 105 static void main_cpu_reset(void *opaque)
 106 {
 107     ResetData *s = (ResetData *)opaque;
 108     CPUMIPSState *env = &s->cpu->env;
 109
 110     cpu_reset(CPU(s->cpu));
 111     env->active_tc.PC = s->vector & ~(target_ulong)1;
 112     if (s->vector & 1) {
 113         env->hflags |= MIPS_HFLAG_M16;
 114     }
 115 }
 116
 117 static void mipsnet_init(int base, qemu_irq irq, NICInfo *nd)
 118 {
 119     DeviceState *dev;
 120     SysBusDevice *s;
 121
 122     dev = qdev_create(NULL, "mipsnet");
 123     qdev_set_nic_properties(dev, nd);
 124     qdev_init_nofail(dev);
 125
 126     s = sysbus_from_qdev(dev);
 127     sysbus_connect_irq(s, 0, irq);
 128     memory_region_add_subregion(get_system_io(),
 129                                 base,
 130                                 sysbus_mmio_get_region(s, 0));
 131 }
 132
 133 static void
 134 mips_mipssim_init(QEMUMachineInitArgs *args)
 135 {
 136     ram_addr_t ram_size = args->ram_size;
 137     const char *cpu_model = args->cpu_model;
 138     const char *kernel_filename = args->kernel_filename;
 139     const char *kernel_cmdline = args->kernel_cmdline;
 140     const char *initrd_filename = args->initrd_filename;
 141     char *filename;
 142     MemoryRegion *address_space_mem = get_system_memory();
 143     MemoryRegion *ram = g_new(MemoryRegion, 1);
 144     MemoryRegion *bios = g_new(MemoryRegion, 1);
 145     MIPSCPU *cpu;
 146     CPUMIPSState *env;
 147     ResetData *reset_info;
 148     int bios_size;
 149
 150     /* Init CPUs. */
 151     if (cpu_model == NULL) {
 152 #ifdef TARGET_MIPS64
 153         cpu_model = "5Kf";
 154 #else
 155         cpu_model = "24Kf";
 156 #endif
 157     }
 158     cpu = cpu_mips_init(cpu_model);
 159     if (cpu == NULL) {
 160         fprintf(stderr, "Unable to find CPU definition\n");
 161         exit(1);
 162     }
 163     env = &cpu->env;
 164
 165     reset_info = g_malloc0(sizeof(ResetData));
 166     reset_info->cpu = cpu;
 167     reset_info->vector = env->active_tc.PC;
 168     qemu_register_reset(main_cpu_reset, reset_info);
 169
 170     /* Allocate RAM. */
 171     memory_region_init_ram(ram, "mips_mipssim.ram", ram_size);
 172     vmstate_register_ram_global(ram);
 173     memory_region_init_ram(bios, "mips_mipssim.bios", BIOS_SIZE);
 174     vmstate_register_ram_global(bios);
 175     memory_region_set_readonly(bios, true);
 176
 177     memory_region_add_subregion(address_space_mem, 0, ram);
 178
 179     /* Map the BIOS / boot exception handler. */
 180     memory_region_add_subregion(address_space_mem, 0x1fc00000LL, bios);
 181     /* Load a BIOS / boot exception handler image. */
 182     if (bios_name == NULL)
 183         bios_name = BIOS_FILENAME;
 184     filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
 185     if (filename) {
 186         bios_size = load_image_targphys(filename, 0x1fc00000LL, BIOS_SIZE);
 187         g_free(filename);
 188     } else {
 189         bios_size = -1;
 190     }
 191     if ((bios_size < 0 || bios_size > BIOS_SIZE) && !kernel_filename) {
 192         /* Bail out if we have neither a kernel image nor boot vector code. */
 193         fprintf(stderr,
 194                 "qemu: Could not load MIPS bios '%s', and no -kernel argument was specified\n",
 195                 filename);
 196         exit(1);
 197     } else {
 198         /* We have a boot vector start address. */
 199         env->active_tc.PC = (target_long)(int32_t)0xbfc00000;
 200     }
 201
 202     if (kernel_filename) {
 203         loaderparams.ram_size = ram_size;
 204         loaderparams.kernel_filename = kernel_filename;
 205         loaderparams.kernel_cmdline = kernel_cmdline;
 206         loaderparams.initrd_filename = initrd_filename;
 207         reset_info->vector = load_kernel();
 208     }
 209
 210     /* Init CPU internal devices. */
 211     cpu_mips_irq_init_cpu(env);
 212     cpu_mips_clock_init(env);
 213
 214     /* Register 64 KB of ISA IO space at 0x1fd00000. */
 215     isa_mmio_init(0x1fd00000, 0x00010000);
 216
 217     /* A single 16450 sits at offset 0x3f8. It is attached to
 218        MIPS CPU INT2, which is interrupt 4. */
 219     if (serial_hds[0])
 220         serial_init(0x3f8, env->irq[4], 115200, serial_hds[0]);
 221
 222     if (nd_table[0].used)
 223         /* MIPSnet uses the MIPS CPU INT0, which is interrupt 2. */
 224         mipsnet_init(0x4200, env->irq[2], &nd_table[0]);
 225 }
 226
 227 static QEMUMachine mips_mipssim_machine = {
 228     .name = "mipssim",
 229     .desc = "MIPS MIPSsim platform",
 230     .init = mips_mipssim_init,
 231 };
 232
 233 static void mips_mipssim_machine_init(void)
 234 {
 235     qemu_register_machine(&mips_mipssim_machine);
 236 }
 237
 238 machine_init(mips_mipssim_machine_init);