?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge branch 'next'
[u-boot/qq2440-u-boot.git] / drivers / usb / gadget / s3c_udc_otg_xfer_dma.c
blob06dfeed9051ee3f516a67f1667b415b7406ad31d
1 /*
2 * drivers/usb/gadget/s3c_udc_otg_xfer_dma.c
3 * Samsung S3C on-chip full/high speed USB OTG 2.0 device controllers
4 *
5 * Copyright (C) 2009 for Samsung Electronics
6 *
7 * BSP Support for Samsung's UDC driver
8 * available at:
9 * git://git.kernel.org/pub/scm/linux/kernel/git/kki_ap/linux-2.6-samsung.git
10 *
11 * State machine bugfixes:
12 * Marek Szyprowski <m.szyprowski@samsung.com>
13 *
14 * Ported to u-boot:
15 * Marek Szyprowski <m.szyprowski@samsung.com>
16 * Lukasz Majewski <l.majewski@samsumg.com>
17 *
18 * SPDX-License-Identifier: GPL-2.0+
19 */
20
21 static u8 clear_feature_num;
22 int clear_feature_flag;
23
24 /* Bulk-Only Mass Storage Reset (class-specific request) */
25 #define GET_MAX_LUN_REQUEST 0xFE
26 #define BOT_RESET_REQUEST 0xFF
27
28 static inline void s3c_udc_ep0_zlp(struct s3c_udc *dev)
29 {
30 u32 ep_ctrl;
31
32 writel(usb_ctrl_dma_addr, &reg->in_endp[EP0_CON].diepdma);
33 writel(DIEPT_SIZ_PKT_CNT(1), &reg->in_endp[EP0_CON].dieptsiz);
34
35 ep_ctrl = readl(&reg->in_endp[EP0_CON].diepctl);
36 writel(ep_ctrl|DEPCTL_EPENA|DEPCTL_CNAK,
37 &reg->in_endp[EP0_CON].diepctl);
38
39 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DIEPCTL0 = 0x%x\n",
40 __func__, readl(&reg->in_endp[EP0_CON].diepctl));
41 dev->ep0state = WAIT_FOR_IN_COMPLETE;
42 }
43
44 void s3c_udc_pre_setup(void)
45 {
46 u32 ep_ctrl;
47
48 debug_cond(DEBUG_IN_EP,
49 "%s : Prepare Setup packets.\n", __func__);
50
51 writel(DOEPT_SIZ_PKT_CNT(1) | sizeof(struct usb_ctrlrequest),
52 &reg->out_endp[EP0_CON].doeptsiz);
53 writel(usb_ctrl_dma_addr, &reg->out_endp[EP0_CON].doepdma);
54
55 ep_ctrl = readl(&reg->out_endp[EP0_CON].doepctl);
56 writel(ep_ctrl|DEPCTL_EPENA, &reg->out_endp[EP0_CON].doepctl);
57
58 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DIEPCTL0 = 0x%x\n",
59 __func__, readl(&reg->in_endp[EP0_CON].diepctl));
60 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DOEPCTL0 = 0x%x\n",
61 __func__, readl(&reg->out_endp[EP0_CON].doepctl));
62
63 }
64
65 static inline void s3c_ep0_complete_out(void)
66 {
67 u32 ep_ctrl;
68
69 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DIEPCTL0 = 0x%x\n",
70 __func__, readl(&reg->in_endp[EP0_CON].diepctl));
71 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DOEPCTL0 = 0x%x\n",
72 __func__, readl(&reg->out_endp[EP0_CON].doepctl));
73
74 debug_cond(DEBUG_IN_EP,
75 "%s : Prepare Complete Out packet.\n", __func__);
76
77 writel(DOEPT_SIZ_PKT_CNT(1) | sizeof(struct usb_ctrlrequest),
78 &reg->out_endp[EP0_CON].doeptsiz);
79 writel(usb_ctrl_dma_addr, &reg->out_endp[EP0_CON].doepdma);
80
81 ep_ctrl = readl(&reg->out_endp[EP0_CON].doepctl);
82 writel(ep_ctrl|DEPCTL_EPENA|DEPCTL_CNAK,
83 &reg->out_endp[EP0_CON].doepctl);
84
85 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DIEPCTL0 = 0x%x\n",
86 __func__, readl(&reg->in_endp[EP0_CON].diepctl));
87 debug_cond(DEBUG_EP0 != 0, "%s:EP0 ZLP DOEPCTL0 = 0x%x\n",
88 __func__, readl(&reg->out_endp[EP0_CON].doepctl));
89
90 }
91
92
93 static int setdma_rx(struct s3c_ep *ep, struct s3c_request *req)
94 {
95 u32 *buf, ctrl;
96 u32 length, pktcnt;
97 u32 ep_num = ep_index(ep);
98
99 buf = req->req.buf + req->req.actual;
100 length = min(req->req.length - req->req.actual,
101 ep_num ? DMA_BUFFER_SIZE : ep->ep.maxpacket);
102
103 ep->len = length;
104 ep->dma_buf = buf;
105
106 if (ep_num == EP0_CON || length == 0)
107 pktcnt = 1;
108 else
109 pktcnt = (length - 1)/(ep->ep.maxpacket) + 1;
110
111 ctrl = readl(&reg->out_endp[ep_num].doepctl);
112
113 writel((unsigned int) ep->dma_buf, &reg->out_endp[ep_num].doepdma);
114 writel(DOEPT_SIZ_PKT_CNT(pktcnt) | DOEPT_SIZ_XFER_SIZE(length),
115 &reg->out_endp[ep_num].doeptsiz);
116 writel(DEPCTL_EPENA|DEPCTL_CNAK|ctrl, &reg->out_endp[ep_num].doepctl);
117
118 debug_cond(DEBUG_OUT_EP != 0,
119 "%s: EP%d RX DMA start : DOEPDMA = 0x%x,"
120 "DOEPTSIZ = 0x%x, DOEPCTL = 0x%x\n"
121 "\tbuf = 0x%p, pktcnt = %d, xfersize = %d\n",
122 __func__, ep_num,
123 readl(&reg->out_endp[ep_num].doepdma),
124 readl(&reg->out_endp[ep_num].doeptsiz),
125 readl(&reg->out_endp[ep_num].doepctl),
126 buf, pktcnt, length);
127 return 0;
128
129 }
130
131 int setdma_tx(struct s3c_ep *ep, struct s3c_request *req)
132 {
133 u32 *buf, ctrl = 0;
134 u32 length, pktcnt;
135 u32 ep_num = ep_index(ep);
136
137 buf = req->req.buf + req->req.actual;
138 length = req->req.length - req->req.actual;
139
140 if (ep_num == EP0_CON)
141 length = min(length, (u32)ep_maxpacket(ep));
142
143 ep->len = length;
144 ep->dma_buf = buf;
145
146 flush_dcache_range((unsigned long) ep->dma_buf,
147 (unsigned long) ep->dma_buf +
148 ROUND(ep->len, CONFIG_SYS_CACHELINE_SIZE));
149
150 if (length == 0)
151 pktcnt = 1;
152 else
153 pktcnt = (length - 1)/(ep->ep.maxpacket) + 1;
154
155 /* Flush the endpoint's Tx FIFO */
156 writel(TX_FIFO_NUMBER(ep->fifo_num), &reg->grstctl);
157 writel(TX_FIFO_NUMBER(ep->fifo_num) | TX_FIFO_FLUSH, &reg->grstctl);
158 while (readl(&reg->grstctl) & TX_FIFO_FLUSH)
159 ;
160
161 writel((unsigned long) ep->dma_buf, &reg->in_endp[ep_num].diepdma);
162 writel(DIEPT_SIZ_PKT_CNT(pktcnt) | DIEPT_SIZ_XFER_SIZE(length),
163 &reg->in_endp[ep_num].dieptsiz);
164
165 ctrl = readl(&reg->in_endp[ep_num].diepctl);
166
167 /* Write the FIFO number to be used for this endpoint */
168 ctrl &= DIEPCTL_TX_FIFO_NUM_MASK;
169 ctrl |= DIEPCTL_TX_FIFO_NUM(ep->fifo_num);
170
171 /* Clear reserved (Next EP) bits */
172 ctrl = (ctrl&~(EP_MASK<<DEPCTL_NEXT_EP_BIT));
173
174 writel(DEPCTL_EPENA|DEPCTL_CNAK|ctrl, &reg->in_endp[ep_num].diepctl);
175
176 debug_cond(DEBUG_IN_EP,
177 "%s:EP%d TX DMA start : DIEPDMA0 = 0x%x,"
178 "DIEPTSIZ0 = 0x%x, DIEPCTL0 = 0x%x\n"
179 "\tbuf = 0x%p, pktcnt = %d, xfersize = %d\n",
180 __func__, ep_num,
181 readl(&reg->in_endp[ep_num].diepdma),
182 readl(&reg->in_endp[ep_num].dieptsiz),
183 readl(&reg->in_endp[ep_num].diepctl),
184 buf, pktcnt, length);
185
186 return length;
187 }
188
189 static void complete_rx(struct s3c_udc *dev, u8 ep_num)
190 {
191 struct s3c_ep *ep = &dev->ep[ep_num];
192 struct s3c_request *req = NULL;
193 u32 ep_tsr = 0, xfer_size = 0, is_short = 0;
194
195 if (list_empty(&ep->queue)) {
196 debug_cond(DEBUG_OUT_EP != 0,
197 "%s: RX DMA done : NULL REQ on OUT EP-%d\n",
198 __func__, ep_num);
199 return;
200
201 }
202
203 req = list_entry(ep->queue.next, struct s3c_request, queue);
204 ep_tsr = readl(&reg->out_endp[ep_num].doeptsiz);
205
206 if (ep_num == EP0_CON)
207 xfer_size = (ep_tsr & DOEPT_SIZ_XFER_SIZE_MAX_EP0);
208 else
209 xfer_size = (ep_tsr & DOEPT_SIZ_XFER_SIZE_MAX_EP);
210
211 xfer_size = ep->len - xfer_size;
212
213 /*
214 * NOTE:
215 *
216 * Please be careful with proper buffer allocation for USB request,
217 * which needs to be aligned to CONFIG_SYS_CACHELINE_SIZE, not only
218 * with starting address, but also its size shall be a cache line
219 * multiplication.
220 *
221 * This will prevent from corruption of data allocated immediatelly
222 * before or after the buffer.
223 *
224 * For armv7, the cache_v7.c provides proper code to emit "ERROR"
225 * message to warn users.
226 */
227 invalidate_dcache_range((unsigned long) ep->dma_buf,
228 (unsigned long) ep->dma_buf +
229 ROUND(xfer_size, CONFIG_SYS_CACHELINE_SIZE));
230
231 req->req.actual += min(xfer_size, req->req.length - req->req.actual);
232 is_short = (xfer_size < ep->ep.maxpacket);
233
234 debug_cond(DEBUG_OUT_EP != 0,
235 "%s: RX DMA done : ep = %d, rx bytes = %d/%d, "
236 "is_short = %d, DOEPTSIZ = 0x%x, remained bytes = %d\n",
237 __func__, ep_num, req->req.actual, req->req.length,
238 is_short, ep_tsr, xfer_size);
239
240 if (is_short || req->req.actual == req->req.length) {
241 if (ep_num == EP0_CON && dev->ep0state == DATA_STATE_RECV) {
242 debug_cond(DEBUG_OUT_EP != 0, " => Send ZLP\n");
243 s3c_udc_ep0_zlp(dev);
244 /* packet will be completed in complete_tx() */
245 dev->ep0state = WAIT_FOR_IN_COMPLETE;
246 } else {
247 done(ep, req, 0);
248
249 if (!list_empty(&ep->queue)) {
250 req = list_entry(ep->queue.next,
251 struct s3c_request, queue);
252 debug_cond(DEBUG_OUT_EP != 0,
253 "%s: Next Rx request start...\n",
254 __func__);
255 setdma_rx(ep, req);
256 }
257 }
258 } else
259 setdma_rx(ep, req);
260 }
261
262 static void complete_tx(struct s3c_udc *dev, u8 ep_num)
263 {
264 struct s3c_ep *ep = &dev->ep[ep_num];
265 struct s3c_request *req;
266 u32 ep_tsr = 0, xfer_size = 0, is_short = 0;
267 u32 last;
268
269 if (dev->ep0state == WAIT_FOR_NULL_COMPLETE) {
270 dev->ep0state = WAIT_FOR_OUT_COMPLETE;
271 s3c_ep0_complete_out();
272 return;
273 }
274
275 if (list_empty(&ep->queue)) {
276 debug_cond(DEBUG_IN_EP,
277 "%s: TX DMA done : NULL REQ on IN EP-%d\n",
278 __func__, ep_num);
279 return;
280
281 }
282
283 req = list_entry(ep->queue.next, struct s3c_request, queue);
284
285 ep_tsr = readl(&reg->in_endp[ep_num].dieptsiz);
286
287 xfer_size = ep->len;
288 is_short = (xfer_size < ep->ep.maxpacket);
289 req->req.actual += min(xfer_size, req->req.length - req->req.actual);
290
291 debug_cond(DEBUG_IN_EP,
292 "%s: TX DMA done : ep = %d, tx bytes = %d/%d, "
293 "is_short = %d, DIEPTSIZ = 0x%x, remained bytes = %d\n",
294 __func__, ep_num, req->req.actual, req->req.length,
295 is_short, ep_tsr, xfer_size);
296
297 if (ep_num == 0) {
298 if (dev->ep0state == DATA_STATE_XMIT) {
299 debug_cond(DEBUG_IN_EP,
300 "%s: ep_num = %d, ep0stat =="
301 "DATA_STATE_XMIT\n",
302 __func__, ep_num);
303 last = write_fifo_ep0(ep, req);
304 if (last)
305 dev->ep0state = WAIT_FOR_COMPLETE;
306 } else if (dev->ep0state == WAIT_FOR_IN_COMPLETE) {
307 debug_cond(DEBUG_IN_EP,
308 "%s: ep_num = %d, completing request\n",
309 __func__, ep_num);
310 done(ep, req, 0);
311 dev->ep0state = WAIT_FOR_SETUP;
312 } else if (dev->ep0state == WAIT_FOR_COMPLETE) {
313 debug_cond(DEBUG_IN_EP,
314 "%s: ep_num = %d, completing request\n",
315 __func__, ep_num);
316 done(ep, req, 0);
317 dev->ep0state = WAIT_FOR_OUT_COMPLETE;
318 s3c_ep0_complete_out();
319 } else {
320 debug_cond(DEBUG_IN_EP,
321 "%s: ep_num = %d, invalid ep state\n",
322 __func__, ep_num);
323 }
324 return;
325 }
326
327 if (req->req.actual == req->req.length)
328 done(ep, req, 0);
329
330 if (!list_empty(&ep->queue)) {
331 req = list_entry(ep->queue.next, struct s3c_request, queue);
332 debug_cond(DEBUG_IN_EP,
333 "%s: Next Tx request start...\n", __func__);
334 setdma_tx(ep, req);
335 }
336 }
337
338 static inline void s3c_udc_check_tx_queue(struct s3c_udc *dev, u8 ep_num)
339 {
340 struct s3c_ep *ep = &dev->ep[ep_num];
341 struct s3c_request *req;
342
343 debug_cond(DEBUG_IN_EP,
344 "%s: Check queue, ep_num = %d\n", __func__, ep_num);
345
346 if (!list_empty(&ep->queue)) {
347 req = list_entry(ep->queue.next, struct s3c_request, queue);
348 debug_cond(DEBUG_IN_EP,
349 "%s: Next Tx request(0x%p) start...\n",
350 __func__, req);
351
352 if (ep_is_in(ep))
353 setdma_tx(ep, req);
354 else
355 setdma_rx(ep, req);
356 } else {
357 debug_cond(DEBUG_IN_EP,
358 "%s: NULL REQ on IN EP-%d\n", __func__, ep_num);
359
360 return;
361 }
362
363 }
364
365 static void process_ep_in_intr(struct s3c_udc *dev)
366 {
367 u32 ep_intr, ep_intr_status;
368 u8 ep_num = 0;
369
370 ep_intr = readl(&reg->daint);
371 debug_cond(DEBUG_IN_EP,
372 "*** %s: EP In interrupt : DAINT = 0x%x\n", __func__, ep_intr);
373
374 ep_intr &= DAINT_MASK;
375
376 while (ep_intr) {
377 if (ep_intr & DAINT_IN_EP_INT(1)) {
378 ep_intr_status = readl(&reg->in_endp[ep_num].diepint);
379 debug_cond(DEBUG_IN_EP,
380 "\tEP%d-IN : DIEPINT = 0x%x\n",
381 ep_num, ep_intr_status);
382
383 /* Interrupt Clear */
384 writel(ep_intr_status, &reg->in_endp[ep_num].diepint);
385
386 if (ep_intr_status & TRANSFER_DONE) {
387 complete_tx(dev, ep_num);
388
389 if (ep_num == 0) {
390 if (dev->ep0state ==
391 WAIT_FOR_IN_COMPLETE)
392 dev->ep0state = WAIT_FOR_SETUP;
393
394 if (dev->ep0state == WAIT_FOR_SETUP)
395 s3c_udc_pre_setup();
396
397 /* continue transfer after
398 set_clear_halt for DMA mode */
399 if (clear_feature_flag == 1) {
400 s3c_udc_check_tx_queue(dev,
401 clear_feature_num);
402 clear_feature_flag = 0;
403 }
404 }
405 }
406 }
407 ep_num++;
408 ep_intr >>= 1;
409 }
410 }
411
412 static void process_ep_out_intr(struct s3c_udc *dev)
413 {
414 u32 ep_intr, ep_intr_status;
415 u8 ep_num = 0;
416
417 ep_intr = readl(&reg->daint);
418 debug_cond(DEBUG_OUT_EP != 0,
419 "*** %s: EP OUT interrupt : DAINT = 0x%x\n",
420 __func__, ep_intr);
421
422 ep_intr = (ep_intr >> DAINT_OUT_BIT) & DAINT_MASK;
423
424 while (ep_intr) {
425 if (ep_intr & 0x1) {
426 ep_intr_status = readl(&reg->out_endp[ep_num].doepint);
427 debug_cond(DEBUG_OUT_EP != 0,
428 "\tEP%d-OUT : DOEPINT = 0x%x\n",
429 ep_num, ep_intr_status);
430
431 /* Interrupt Clear */
432 writel(ep_intr_status, &reg->out_endp[ep_num].doepint);
433
434 if (ep_num == 0) {
435 if (ep_intr_status & TRANSFER_DONE) {
436 if (dev->ep0state !=
437 WAIT_FOR_OUT_COMPLETE)
438 complete_rx(dev, ep_num);
439 else {
440 dev->ep0state = WAIT_FOR_SETUP;
441 s3c_udc_pre_setup();
442 }
443 }
444
445 if (ep_intr_status &
446 CTRL_OUT_EP_SETUP_PHASE_DONE) {
447 debug_cond(DEBUG_OUT_EP != 0,
448 "SETUP packet arrived\n");
449 s3c_handle_ep0(dev);
450 }
451 } else {
452 if (ep_intr_status & TRANSFER_DONE)
453 complete_rx(dev, ep_num);
454 }
455 }
456 ep_num++;
457 ep_intr >>= 1;
458 }
459 }
460
461 /*
462 * usb client interrupt handler.
463 */
464 static int s3c_udc_irq(int irq, void *_dev)
465 {
466 struct s3c_udc *dev = _dev;
467 u32 intr_status;
468 u32 usb_status, gintmsk;
469 unsigned long flags;
470
471 spin_lock_irqsave(&dev->lock, flags);
472
473 intr_status = readl(&reg->gintsts);
474 gintmsk = readl(&reg->gintmsk);
475
476 debug_cond(DEBUG_ISR,
477 "\n*** %s : GINTSTS=0x%x(on state %s), GINTMSK : 0x%x,"
478 "DAINT : 0x%x, DAINTMSK : 0x%x\n",
479 __func__, intr_status, state_names[dev->ep0state], gintmsk,
480 readl(&reg->daint), readl(&reg->daintmsk));
481
482 if (!intr_status) {
483 spin_unlock_irqrestore(&dev->lock, flags);
484 return IRQ_HANDLED;
485 }
486
487 if (intr_status & INT_ENUMDONE) {
488 debug_cond(DEBUG_ISR, "\tSpeed Detection interrupt\n");
489
490 writel(INT_ENUMDONE, &reg->gintsts);
491 usb_status = (readl(&reg->dsts) & 0x6);
492
493 if (usb_status & (USB_FULL_30_60MHZ | USB_FULL_48MHZ)) {
494 debug_cond(DEBUG_ISR,
495 "\t\tFull Speed Detection\n");
496 set_max_pktsize(dev, USB_SPEED_FULL);
497
498 } else {
499 debug_cond(DEBUG_ISR,
500 "\t\tHigh Speed Detection : 0x%x\n",
501 usb_status);
502 set_max_pktsize(dev, USB_SPEED_HIGH);
503 }
504 }
505
506 if (intr_status & INT_EARLY_SUSPEND) {
507 debug_cond(DEBUG_ISR, "\tEarly suspend interrupt\n");
508 writel(INT_EARLY_SUSPEND, &reg->gintsts);
509 }
510
511 if (intr_status & INT_SUSPEND) {
512 usb_status = readl(&reg->dsts);
513 debug_cond(DEBUG_ISR,
514 "\tSuspend interrupt :(DSTS):0x%x\n", usb_status);
515 writel(INT_SUSPEND, &reg->gintsts);
516
517 if (dev->gadget.speed != USB_SPEED_UNKNOWN
518 && dev->driver) {
519 if (dev->driver->suspend)
520 dev->driver->suspend(&dev->gadget);
521
522 /* HACK to let gadget detect disconnected state */
523 if (dev->driver->disconnect) {
524 spin_unlock_irqrestore(&dev->lock, flags);
525 dev->driver->disconnect(&dev->gadget);
526 spin_lock_irqsave(&dev->lock, flags);
527 }
528 }
529 }
530
531 if (intr_status & INT_RESUME) {
532 debug_cond(DEBUG_ISR, "\tResume interrupt\n");
533 writel(INT_RESUME, &reg->gintsts);
534
535 if (dev->gadget.speed != USB_SPEED_UNKNOWN
536 && dev->driver
537 && dev->driver->resume) {
538
539 dev->driver->resume(&dev->gadget);
540 }
541 }
542
543 if (intr_status & INT_RESET) {
544 usb_status = readl(&reg->gotgctl);
545 debug_cond(DEBUG_ISR,
546 "\tReset interrupt - (GOTGCTL):0x%x\n", usb_status);
547 writel(INT_RESET, &reg->gintsts);
548
549 if ((usb_status & 0xc0000) == (0x3 << 18)) {
550 if (reset_available) {
551 debug_cond(DEBUG_ISR,
552 "\t\tOTG core got reset (%d)!!\n",
553 reset_available);
554 reconfig_usbd();
555 dev->ep0state = WAIT_FOR_SETUP;
556 reset_available = 0;
557 s3c_udc_pre_setup();
558 } else
559 reset_available = 1;
560
561 } else {
562 reset_available = 1;
563 debug_cond(DEBUG_ISR,
564 "\t\tRESET handling skipped\n");
565 }
566 }
567
568 if (intr_status & INT_IN_EP)
569 process_ep_in_intr(dev);
570
571 if (intr_status & INT_OUT_EP)
572 process_ep_out_intr(dev);
573
574 spin_unlock_irqrestore(&dev->lock, flags);
575
576 return IRQ_HANDLED;
577 }
578
579 /** Queue one request
580 * Kickstart transfer if needed
581 */
582 static int s3c_queue(struct usb_ep *_ep, struct usb_request *_req,
583 gfp_t gfp_flags)
584 {
585 struct s3c_request *req;
586 struct s3c_ep *ep;
587 struct s3c_udc *dev;
588 unsigned long flags;
589 u32 ep_num, gintsts;
590
591 req = container_of(_req, struct s3c_request, req);
592 if (unlikely(!_req || !_req->complete || !_req->buf
593 || !list_empty(&req->queue))) {
594
595 debug("%s: bad params\n", __func__);
596 return -EINVAL;
597 }
598
599 ep = container_of(_ep, struct s3c_ep, ep);
600
601 if (unlikely(!_ep || (!ep->desc && ep->ep.name != ep0name))) {
602
603 debug("%s: bad ep: %s, %d, %p\n", __func__,
604 ep->ep.name, !ep->desc, _ep);
605 return -EINVAL;
606 }
607
608 ep_num = ep_index(ep);
609 dev = ep->dev;
610 if (unlikely(!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN)) {
611
612 debug("%s: bogus device state %p\n", __func__, dev->driver);
613 return -ESHUTDOWN;
614 }
615
616 spin_lock_irqsave(&dev->lock, flags);
617
618 _req->status = -EINPROGRESS;
619 _req->actual = 0;
620
621 /* kickstart this i/o queue? */
622 debug("\n*** %s: %s-%s req = %p, len = %d, buf = %p"
623 "Q empty = %d, stopped = %d\n",
624 __func__, _ep->name, ep_is_in(ep) ? "in" : "out",
625 _req, _req->length, _req->buf,
626 list_empty(&ep->queue), ep->stopped);
627
628 #ifdef DEBUG
629 {
630 int i, len = _req->length;
631
632 printf("pkt = ");
633 if (len > 64)
634 len = 64;
635 for (i = 0; i < len; i++) {
636 printf("%02x", ((u8 *)_req->buf)[i]);
637 if ((i & 7) == 7)
638 printf(" ");
639 }
640 printf("\n");
641 }
642 #endif
643
644 if (list_empty(&ep->queue) && !ep->stopped) {
645
646 if (ep_num == 0) {
647 /* EP0 */
648 list_add_tail(&req->queue, &ep->queue);
649 s3c_ep0_kick(dev, ep);
650 req = 0;
651
652 } else if (ep_is_in(ep)) {
653 gintsts = readl(&reg->gintsts);
654 debug_cond(DEBUG_IN_EP,
655 "%s: ep_is_in, S3C_UDC_OTG_GINTSTS=0x%x\n",
656 __func__, gintsts);
657
658 setdma_tx(ep, req);
659 } else {
660 gintsts = readl(&reg->gintsts);
661 debug_cond(DEBUG_OUT_EP != 0,
662 "%s:ep_is_out, S3C_UDC_OTG_GINTSTS=0x%x\n",
663 __func__, gintsts);
664
665 setdma_rx(ep, req);
666 }
667 }
668
669 /* pio or dma irq handler advances the queue. */
670 if (likely(req != 0))
671 list_add_tail(&req->queue, &ep->queue);
672
673 spin_unlock_irqrestore(&dev->lock, flags);
674
675 return 0;
676 }
677
678 /****************************************************************/
679 /* End Point 0 related functions */
680 /****************************************************************/
681
682 /* return: 0 = still running, 1 = completed, negative = errno */
683 static int write_fifo_ep0(struct s3c_ep *ep, struct s3c_request *req)
684 {
685 u32 max;
686 unsigned count;
687 int is_last;
688
689 max = ep_maxpacket(ep);
690
691 debug_cond(DEBUG_EP0 != 0, "%s: max = %d\n", __func__, max);
692
693 count = setdma_tx(ep, req);
694
695 /* last packet is usually short (or a zlp) */
696 if (likely(count != max))
697 is_last = 1;
698 else {
699 if (likely(req->req.length != req->req.actual + count)
700 || req->req.zero)
701 is_last = 0;
702 else
703 is_last = 1;
704 }
705
706 debug_cond(DEBUG_EP0 != 0,
707 "%s: wrote %s %d bytes%s %d left %p\n", __func__,
708 ep->ep.name, count,
709 is_last ? "/L" : "",
710 req->req.length - req->req.actual - count, req);
711
712 /* requests complete when all IN data is in the FIFO */
713 if (is_last) {
714 ep->dev->ep0state = WAIT_FOR_SETUP;
715 return 1;
716 }
717
718 return 0;
719 }
720
721 int s3c_fifo_read(struct s3c_ep *ep, u32 *cp, int max)
722 {
723 invalidate_dcache_range((unsigned long)cp, (unsigned long)cp +
724 ROUND(max, CONFIG_SYS_CACHELINE_SIZE));
725
726 debug_cond(DEBUG_EP0 != 0,
727 "%s: bytes=%d, ep_index=%d 0x%p\n", __func__,
728 max, ep_index(ep), cp);
729
730 return max;
731 }
732
733 /**
734 * udc_set_address - set the USB address for this device
735 * @address:
736 *
737 * Called from control endpoint function
738 * after it decodes a set address setup packet.
739 */
740 static void udc_set_address(struct s3c_udc *dev, unsigned char address)
741 {
742 u32 ctrl = readl(&reg->dcfg);
743 writel(DEVICE_ADDRESS(address) | ctrl, &reg->dcfg);
744
745 s3c_udc_ep0_zlp(dev);
746
747 debug_cond(DEBUG_EP0 != 0,
748 "%s: USB OTG 2.0 Device address=%d, DCFG=0x%x\n",
749 __func__, address, readl(&reg->dcfg));
750
751 dev->usb_address = address;
752 }
753
754 static inline void s3c_udc_ep0_set_stall(struct s3c_ep *ep)
755 {
756 struct s3c_udc *dev;
757 u32 ep_ctrl = 0;
758
759 dev = ep->dev;
760 ep_ctrl = readl(&reg->in_endp[EP0_CON].diepctl);
761
762 /* set the disable and stall bits */
763 if (ep_ctrl & DEPCTL_EPENA)
764 ep_ctrl |= DEPCTL_EPDIS;
765
766 ep_ctrl |= DEPCTL_STALL;
767
768 writel(ep_ctrl, &reg->in_endp[EP0_CON].diepctl);
769
770 debug_cond(DEBUG_EP0 != 0,
771 "%s: set ep%d stall, DIEPCTL0 = 0x%p\n",
772 __func__, ep_index(ep), &reg->in_endp[EP0_CON].diepctl);
773 /*
774 * The application can only set this bit, and the core clears it,
775 * when a SETUP token is received for this endpoint
776 */
777 dev->ep0state = WAIT_FOR_SETUP;
778
779 s3c_udc_pre_setup();
780 }
781
782 static void s3c_ep0_read(struct s3c_udc *dev)
783 {
784 struct s3c_request *req;
785 struct s3c_ep *ep = &dev->ep[0];
786
787 if (!list_empty(&ep->queue)) {
788 req = list_entry(ep->queue.next, struct s3c_request, queue);
789
790 } else {
791 debug("%s: ---> BUG\n", __func__);
792 BUG();
793 return;
794 }
795
796 debug_cond(DEBUG_EP0 != 0,
797 "%s: req = %p, req.length = 0x%x, req.actual = 0x%x\n",
798 __func__, req, req->req.length, req->req.actual);
799
800 if (req->req.length == 0) {
801 /* zlp for Set_configuration, Set_interface,
802 * or Bulk-Only mass storge reset */
803
804 ep->len = 0;
805 s3c_udc_ep0_zlp(dev);
806
807 debug_cond(DEBUG_EP0 != 0,
808 "%s: req.length = 0, bRequest = %d\n",
809 __func__, usb_ctrl->bRequest);
810 return;
811 }
812
813 setdma_rx(ep, req);
814 }
815
816 /*
817 * DATA_STATE_XMIT
818 */
819 static int s3c_ep0_write(struct s3c_udc *dev)
820 {
821 struct s3c_request *req;
822 struct s3c_ep *ep = &dev->ep[0];
823 int ret, need_zlp = 0;
824
825 if (list_empty(&ep->queue))
826 req = 0;
827 else
828 req = list_entry(ep->queue.next, struct s3c_request, queue);
829
830 if (!req) {
831 debug_cond(DEBUG_EP0 != 0, "%s: NULL REQ\n", __func__);
832 return 0;
833 }
834
835 debug_cond(DEBUG_EP0 != 0,
836 "%s: req = %p, req.length = 0x%x, req.actual = 0x%x\n",
837 __func__, req, req->req.length, req->req.actual);
838
839 if (req->req.length - req->req.actual == ep0_fifo_size) {
840 /* Next write will end with the packet size, */
841 /* so we need Zero-length-packet */
842 need_zlp = 1;
843 }
844
845 ret = write_fifo_ep0(ep, req);
846
847 if ((ret == 1) && !need_zlp) {
848 /* Last packet */
849 dev->ep0state = WAIT_FOR_COMPLETE;
850 debug_cond(DEBUG_EP0 != 0,
851 "%s: finished, waiting for status\n", __func__);
852
853 } else {
854 dev->ep0state = DATA_STATE_XMIT;
855 debug_cond(DEBUG_EP0 != 0,
856 "%s: not finished\n", __func__);
857 }
858
859 return 1;
860 }
861
862 int s3c_udc_get_status(struct s3c_udc *dev,
863 struct usb_ctrlrequest *crq)
864 {
865 u8 ep_num = crq->wIndex & 0x7F;
866 u16 g_status = 0;
867 u32 ep_ctrl;
868
869 debug_cond(DEBUG_SETUP != 0,
870 "%s: *** USB_REQ_GET_STATUS\n", __func__);
871 printf("crq->brequest:0x%x\n", crq->bRequestType & USB_RECIP_MASK);
872 switch (crq->bRequestType & USB_RECIP_MASK) {
873 case USB_RECIP_INTERFACE:
874 g_status = 0;
875 debug_cond(DEBUG_SETUP != 0,
876 "\tGET_STATUS:USB_RECIP_INTERFACE, g_stauts = %d\n",
877 g_status);
878 break;
879
880 case USB_RECIP_DEVICE:
881 g_status = 0x1; /* Self powered */
882 debug_cond(DEBUG_SETUP != 0,
883 "\tGET_STATUS: USB_RECIP_DEVICE, g_stauts = %d\n",
884 g_status);
885 break;
886
887 case USB_RECIP_ENDPOINT:
888 if (crq->wLength > 2) {
889 debug_cond(DEBUG_SETUP != 0,
890 "\tGET_STATUS:Not support EP or wLength\n");
891 return 1;
892 }
893
894 g_status = dev->ep[ep_num].stopped;
895 debug_cond(DEBUG_SETUP != 0,
896 "\tGET_STATUS: USB_RECIP_ENDPOINT, g_stauts = %d\n",
897 g_status);
898
899 break;
900
901 default:
902 return 1;
903 }
904
905 memcpy(usb_ctrl, &g_status, sizeof(g_status));
906
907 flush_dcache_range((unsigned long) usb_ctrl,
908 (unsigned long) usb_ctrl +
909 ROUND(sizeof(g_status), CONFIG_SYS_CACHELINE_SIZE));
910
911 writel(usb_ctrl_dma_addr, &reg->in_endp[EP0_CON].diepdma);
912 writel(DIEPT_SIZ_PKT_CNT(1) | DIEPT_SIZ_XFER_SIZE(2),
913 &reg->in_endp[EP0_CON].dieptsiz);
914
915 ep_ctrl = readl(&reg->in_endp[EP0_CON].diepctl);
916 writel(ep_ctrl|DEPCTL_EPENA|DEPCTL_CNAK,
917 &reg->in_endp[EP0_CON].diepctl);
918 dev->ep0state = WAIT_FOR_NULL_COMPLETE;
919
920 return 0;
921 }
922
923 static void s3c_udc_set_nak(struct s3c_ep *ep)
924 {
925 u8 ep_num;
926 u32 ep_ctrl = 0;
927
928 ep_num = ep_index(ep);
929 debug("%s: ep_num = %d, ep_type = %d\n", __func__, ep_num, ep->ep_type);
930
931 if (ep_is_in(ep)) {
932 ep_ctrl = readl(&reg->in_endp[ep_num].diepctl);
933 ep_ctrl |= DEPCTL_SNAK;
934 writel(ep_ctrl, &reg->in_endp[ep_num].diepctl);
935 debug("%s: set NAK, DIEPCTL%d = 0x%x\n",
936 __func__, ep_num, readl(&reg->in_endp[ep_num].diepctl));
937 } else {
938 ep_ctrl = readl(&reg->out_endp[ep_num].doepctl);
939 ep_ctrl |= DEPCTL_SNAK;
940 writel(ep_ctrl, &reg->out_endp[ep_num].doepctl);
941 debug("%s: set NAK, DOEPCTL%d = 0x%x\n",
942 __func__, ep_num, readl(&reg->out_endp[ep_num].doepctl));
943 }
944
945 return;
946 }
947
948
949 void s3c_udc_ep_set_stall(struct s3c_ep *ep)
950 {
951 u8 ep_num;
952 u32 ep_ctrl = 0;
953
954 ep_num = ep_index(ep);
955 debug("%s: ep_num = %d, ep_type = %d\n", __func__, ep_num, ep->ep_type);
956
957 if (ep_is_in(ep)) {
958 ep_ctrl = readl(&reg->in_endp[ep_num].diepctl);
959
960 /* set the disable and stall bits */
961 if (ep_ctrl & DEPCTL_EPENA)
962 ep_ctrl |= DEPCTL_EPDIS;
963
964 ep_ctrl |= DEPCTL_STALL;
965
966 writel(ep_ctrl, &reg->in_endp[ep_num].diepctl);
967 debug("%s: set stall, DIEPCTL%d = 0x%x\n",
968 __func__, ep_num, readl(&reg->in_endp[ep_num].diepctl));
969
970 } else {
971 ep_ctrl = readl(&reg->out_endp[ep_num].doepctl);
972
973 /* set the stall bit */
974 ep_ctrl |= DEPCTL_STALL;
975
976 writel(ep_ctrl, &reg->out_endp[ep_num].doepctl);
977 debug("%s: set stall, DOEPCTL%d = 0x%x\n",
978 __func__, ep_num, readl(&reg->out_endp[ep_num].doepctl));
979 }
980
981 return;
982 }
983
984 void s3c_udc_ep_clear_stall(struct s3c_ep *ep)
985 {
986 u8 ep_num;
987 u32 ep_ctrl = 0;
988
989 ep_num = ep_index(ep);
990 debug("%s: ep_num = %d, ep_type = %d\n", __func__, ep_num, ep->ep_type);
991
992 if (ep_is_in(ep)) {
993 ep_ctrl = readl(&reg->in_endp[ep_num].diepctl);
994
995 /* clear stall bit */
996 ep_ctrl &= ~DEPCTL_STALL;
997
998 /*
999 * USB Spec 9.4.5: For endpoints using data toggle, regardless
1000 * of whether an endpoint has the Halt feature set, a
1001 * ClearFeature(ENDPOINT_HALT) request always results in the
1002 * data toggle being reinitialized to DATA0.
1003 */
1004 if (ep->bmAttributes == USB_ENDPOINT_XFER_INT
1005 || ep->bmAttributes == USB_ENDPOINT_XFER_BULK) {
1006 ep_ctrl |= DEPCTL_SETD0PID; /* DATA0 */
1007 }
1008
1009 writel(ep_ctrl, &reg->in_endp[ep_num].diepctl);
1010 debug("%s: cleared stall, DIEPCTL%d = 0x%x\n",
1011 __func__, ep_num, readl(&reg->in_endp[ep_num].diepctl));
1012
1013 } else {
1014 ep_ctrl = readl(&reg->out_endp[ep_num].doepctl);
1015
1016 /* clear stall bit */
1017 ep_ctrl &= ~DEPCTL_STALL;
1018
1019 if (ep->bmAttributes == USB_ENDPOINT_XFER_INT
1020 || ep->bmAttributes == USB_ENDPOINT_XFER_BULK) {
1021 ep_ctrl |= DEPCTL_SETD0PID; /* DATA0 */
1022 }
1023
1024 writel(ep_ctrl, &reg->out_endp[ep_num].doepctl);
1025 debug("%s: cleared stall, DOEPCTL%d = 0x%x\n",
1026 __func__, ep_num, readl(&reg->out_endp[ep_num].doepctl));
1027 }
1028
1029 return;
1030 }
1031
1032 static int s3c_udc_set_halt(struct usb_ep *_ep, int value)
1033 {
1034 struct s3c_ep *ep;
1035 struct s3c_udc *dev;
1036 unsigned long flags;
1037 u8 ep_num;
1038
1039 ep = container_of(_ep, struct s3c_ep, ep);
1040 ep_num = ep_index(ep);
1041
1042 if (unlikely(!_ep || !ep->desc || ep_num == EP0_CON ||
1043 ep->desc->bmAttributes == USB_ENDPOINT_XFER_ISOC)) {
1044 debug("%s: %s bad ep or descriptor\n", __func__, ep->ep.name);
1045 return -EINVAL;
1046 }
1047
1048 /* Attempt to halt IN ep will fail if any transfer requests
1049 * are still queue */
1050 if (value && ep_is_in(ep) && !list_empty(&ep->queue)) {
1051 debug("%s: %s queue not empty, req = %p\n",
1052 __func__, ep->ep.name,
1053 list_entry(ep->queue.next, struct s3c_request, queue));
1054
1055 return -EAGAIN;
1056 }
1057
1058 dev = ep->dev;
1059 debug("%s: ep_num = %d, value = %d\n", __func__, ep_num, value);
1060
1061 spin_lock_irqsave(&dev->lock, flags);
1062
1063 if (value == 0) {
1064 ep->stopped = 0;
1065 s3c_udc_ep_clear_stall(ep);
1066 } else {
1067 if (ep_num == 0)
1068 dev->ep0state = WAIT_FOR_SETUP;
1069
1070 ep->stopped = 1;
1071 s3c_udc_ep_set_stall(ep);
1072 }
1073
1074 spin_unlock_irqrestore(&dev->lock, flags);
1075
1076 return 0;
1077 }
1078
1079 void s3c_udc_ep_activate(struct s3c_ep *ep)
1080 {
1081 u8 ep_num;
1082 u32 ep_ctrl = 0, daintmsk = 0;
1083
1084 ep_num = ep_index(ep);
1085
1086 /* Read DEPCTLn register */
1087 if (ep_is_in(ep)) {
1088 ep_ctrl = readl(&reg->in_endp[ep_num].diepctl);
1089 daintmsk = 1 << ep_num;
1090 } else {
1091 ep_ctrl = readl(&reg->out_endp[ep_num].doepctl);
1092 daintmsk = (1 << ep_num) << DAINT_OUT_BIT;
1093 }
1094
1095 debug("%s: EPCTRL%d = 0x%x, ep_is_in = %d\n",
1096 __func__, ep_num, ep_ctrl, ep_is_in(ep));
1097
1098 /* If the EP is already active don't change the EP Control
1099 * register. */
1100 if (!(ep_ctrl & DEPCTL_USBACTEP)) {
1101 ep_ctrl = (ep_ctrl & ~DEPCTL_TYPE_MASK) |
1102 (ep->bmAttributes << DEPCTL_TYPE_BIT);
1103 ep_ctrl = (ep_ctrl & ~DEPCTL_MPS_MASK) |
1104 (ep->ep.maxpacket << DEPCTL_MPS_BIT);
1105 ep_ctrl |= (DEPCTL_SETD0PID | DEPCTL_USBACTEP | DEPCTL_SNAK);
1106
1107 if (ep_is_in(ep)) {
1108 writel(ep_ctrl, &reg->in_endp[ep_num].diepctl);
1109 debug("%s: USB Ative EP%d, DIEPCTRL%d = 0x%x\n",
1110 __func__, ep_num, ep_num,
1111 readl(&reg->in_endp[ep_num].diepctl));
1112 } else {
1113 writel(ep_ctrl, &reg->out_endp[ep_num].doepctl);
1114 debug("%s: USB Ative EP%d, DOEPCTRL%d = 0x%x\n",
1115 __func__, ep_num, ep_num,
1116 readl(&reg->out_endp[ep_num].doepctl));
1117 }
1118 }
1119
1120 /* Unmask EP Interrtupt */
1121 writel(readl(&reg->daintmsk)|daintmsk, &reg->daintmsk);
1122 debug("%s: DAINTMSK = 0x%x\n", __func__, readl(&reg->daintmsk));
1123
1124 }
1125
1126 static int s3c_udc_clear_feature(struct usb_ep *_ep)
1127 {
1128 struct s3c_udc *dev;
1129 struct s3c_ep *ep;
1130 u8 ep_num;
1131
1132 ep = container_of(_ep, struct s3c_ep, ep);
1133 ep_num = ep_index(ep);
1134
1135 dev = ep->dev;
1136 debug_cond(DEBUG_SETUP != 0,
1137 "%s: ep_num = %d, is_in = %d, clear_feature_flag = %d\n",
1138 __func__, ep_num, ep_is_in(ep), clear_feature_flag);
1139
1140 if (usb_ctrl->wLength != 0) {
1141 debug_cond(DEBUG_SETUP != 0,
1142 "\tCLEAR_FEATURE: wLength is not zero.....\n");
1143 return 1;
1144 }
1145
1146 switch (usb_ctrl->bRequestType & USB_RECIP_MASK) {
1147 case USB_RECIP_DEVICE:
1148 switch (usb_ctrl->wValue) {
1149 case USB_DEVICE_REMOTE_WAKEUP:
1150 debug_cond(DEBUG_SETUP != 0,
1151 "\tOFF:USB_DEVICE_REMOTE_WAKEUP\n");
1152 break;
1153
1154 case USB_DEVICE_TEST_MODE:
1155 debug_cond(DEBUG_SETUP != 0,
1156 "\tCLEAR_FEATURE: USB_DEVICE_TEST_MODE\n");
1157 /** @todo Add CLEAR_FEATURE for TEST modes. */
1158 break;
1159 }
1160
1161 s3c_udc_ep0_zlp(dev);
1162 break;
1163
1164 case USB_RECIP_ENDPOINT:
1165 debug_cond(DEBUG_SETUP != 0,
1166 "\tCLEAR_FEATURE:USB_RECIP_ENDPOINT, wValue = %d\n",
1167 usb_ctrl->wValue);
1168
1169 if (usb_ctrl->wValue == USB_ENDPOINT_HALT) {
1170 if (ep_num == 0) {
1171 s3c_udc_ep0_set_stall(ep);
1172 return 0;
1173 }
1174
1175 s3c_udc_ep0_zlp(dev);
1176
1177 s3c_udc_ep_clear_stall(ep);
1178 s3c_udc_ep_activate(ep);
1179 ep->stopped = 0;
1180
1181 clear_feature_num = ep_num;
1182 clear_feature_flag = 1;
1183 }
1184 break;
1185 }
1186
1187 return 0;
1188 }
1189
1190 static int s3c_udc_set_feature(struct usb_ep *_ep)
1191 {
1192 struct s3c_udc *dev;
1193 struct s3c_ep *ep;
1194 u8 ep_num;
1195
1196 ep = container_of(_ep, struct s3c_ep, ep);
1197 ep_num = ep_index(ep);
1198 dev = ep->dev;
1199
1200 debug_cond(DEBUG_SETUP != 0,
1201 "%s: *** USB_REQ_SET_FEATURE , ep_num = %d\n",
1202 __func__, ep_num);
1203
1204 if (usb_ctrl->wLength != 0) {
1205 debug_cond(DEBUG_SETUP != 0,
1206 "\tSET_FEATURE: wLength is not zero.....\n");
1207 return 1;
1208 }
1209
1210 switch (usb_ctrl->bRequestType & USB_RECIP_MASK) {
1211 case USB_RECIP_DEVICE:
1212 switch (usb_ctrl->wValue) {
1213 case USB_DEVICE_REMOTE_WAKEUP:
1214 debug_cond(DEBUG_SETUP != 0,
1215 "\tSET_FEATURE:USB_DEVICE_REMOTE_WAKEUP\n");
1216 break;
1217 case USB_DEVICE_B_HNP_ENABLE:
1218 debug_cond(DEBUG_SETUP != 0,
1219 "\tSET_FEATURE: USB_DEVICE_B_HNP_ENABLE\n");
1220 break;
1221
1222 case USB_DEVICE_A_HNP_SUPPORT:
1223 /* RH port supports HNP */
1224 debug_cond(DEBUG_SETUP != 0,
1225 "\tSET_FEATURE:USB_DEVICE_A_HNP_SUPPORT\n");
1226 break;
1227
1228 case USB_DEVICE_A_ALT_HNP_SUPPORT:
1229 /* other RH port does */
1230 debug_cond(DEBUG_SETUP != 0,
1231 "\tSET: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
1232 break;
1233 }
1234
1235 s3c_udc_ep0_zlp(dev);
1236 return 0;
1237
1238 case USB_RECIP_INTERFACE:
1239 debug_cond(DEBUG_SETUP != 0,
1240 "\tSET_FEATURE: USB_RECIP_INTERFACE\n");
1241 break;
1242
1243 case USB_RECIP_ENDPOINT:
1244 debug_cond(DEBUG_SETUP != 0,
1245 "\tSET_FEATURE: USB_RECIP_ENDPOINT\n");
1246 if (usb_ctrl->wValue == USB_ENDPOINT_HALT) {
1247 if (ep_num == 0) {
1248 s3c_udc_ep0_set_stall(ep);
1249 return 0;
1250 }
1251 ep->stopped = 1;
1252 s3c_udc_ep_set_stall(ep);
1253 }
1254
1255 s3c_udc_ep0_zlp(dev);
1256 return 0;
1257 }
1258
1259 return 1;
1260 }
1261
1262 /*
1263 * WAIT_FOR_SETUP (OUT_PKT_RDY)
1264 */
1265 void s3c_ep0_setup(struct s3c_udc *dev)
1266 {
1267 struct s3c_ep *ep = &dev->ep[0];
1268 int i;
1269 u8 ep_num;
1270
1271 /* Nuke all previous transfers */
1272 nuke(ep, -EPROTO);
1273
1274 /* read control req from fifo (8 bytes) */
1275 s3c_fifo_read(ep, (u32 *)usb_ctrl, 8);
1276
1277 debug_cond(DEBUG_SETUP != 0,
1278 "%s: bRequestType = 0x%x(%s), bRequest = 0x%x"
1279 "\twLength = 0x%x, wValue = 0x%x, wIndex= 0x%x\n",
1280 __func__, usb_ctrl->bRequestType,
1281 (usb_ctrl->bRequestType & USB_DIR_IN) ? "IN" : "OUT",
1282 usb_ctrl->bRequest,
1283 usb_ctrl->wLength, usb_ctrl->wValue, usb_ctrl->wIndex);
1284
1285 #ifdef DEBUG
1286 {
1287 int i, len = sizeof(*usb_ctrl);
1288 char *p = (char *)usb_ctrl;
1289
1290 printf("pkt = ");
1291 for (i = 0; i < len; i++) {
1292 printf("%02x", ((u8 *)p)[i]);
1293 if ((i & 7) == 7)
1294 printf(" ");
1295 }
1296 printf("\n");
1297 }
1298 #endif
1299
1300 if (usb_ctrl->bRequest == GET_MAX_LUN_REQUEST &&
1301 usb_ctrl->wLength != 1) {
1302 debug_cond(DEBUG_SETUP != 0,
1303 "\t%s:GET_MAX_LUN_REQUEST:invalid",
1304 __func__);
1305 debug_cond(DEBUG_SETUP != 0,
1306 "wLength = %d, setup returned\n",
1307 usb_ctrl->wLength);
1308
1309 s3c_udc_ep0_set_stall(ep);
1310 dev->ep0state = WAIT_FOR_SETUP;
1311
1312 return;
1313 } else if (usb_ctrl->bRequest == BOT_RESET_REQUEST &&
1314 usb_ctrl->wLength != 0) {
1315 /* Bulk-Only *mass storge reset of class-specific request */
1316 debug_cond(DEBUG_SETUP != 0,
1317 "%s:BOT Rest:invalid wLength =%d, setup returned\n",
1318 __func__, usb_ctrl->wLength);
1319
1320 s3c_udc_ep0_set_stall(ep);
1321 dev->ep0state = WAIT_FOR_SETUP;
1322
1323 return;
1324 }
1325
1326 /* Set direction of EP0 */
1327 if (likely(usb_ctrl->bRequestType & USB_DIR_IN)) {
1328 ep->bEndpointAddress |= USB_DIR_IN;
1329 } else {
1330 ep->bEndpointAddress &= ~USB_DIR_IN;
1331 }
1332 /* cope with automagic for some standard requests. */
1333 dev->req_std = (usb_ctrl->bRequestType & USB_TYPE_MASK)
1334 == USB_TYPE_STANDARD;
1335
1336 dev->req_pending = 1;
1337
1338 /* Handle some SETUP packets ourselves */
1339 if (dev->req_std) {
1340 switch (usb_ctrl->bRequest) {
1341 case USB_REQ_SET_ADDRESS:
1342 debug_cond(DEBUG_SETUP != 0,
1343 "%s: *** USB_REQ_SET_ADDRESS (%d)\n",
1344 __func__, usb_ctrl->wValue);
1345 if (usb_ctrl->bRequestType
1346 != (USB_TYPE_STANDARD | USB_RECIP_DEVICE))
1347 break;
1348
1349 udc_set_address(dev, usb_ctrl->wValue);
1350 return;
1351
1352 case USB_REQ_SET_CONFIGURATION:
1353 debug_cond(DEBUG_SETUP != 0,
1354 "=====================================\n");
1355 debug_cond(DEBUG_SETUP != 0,
1356 "%s: USB_REQ_SET_CONFIGURATION (%d)\n",
1357 __func__, usb_ctrl->wValue);
1358
1359 if (usb_ctrl->bRequestType == USB_RECIP_DEVICE)
1360 reset_available = 1;
1361
1362 break;
1363
1364 case USB_REQ_GET_DESCRIPTOR:
1365 debug_cond(DEBUG_SETUP != 0,
1366 "%s: *** USB_REQ_GET_DESCRIPTOR\n",
1367 __func__);
1368 break;
1369
1370 case USB_REQ_SET_INTERFACE:
1371 debug_cond(DEBUG_SETUP != 0,
1372 "%s: *** USB_REQ_SET_INTERFACE (%d)\n",
1373 __func__, usb_ctrl->wValue);
1374
1375 if (usb_ctrl->bRequestType == USB_RECIP_INTERFACE)
1376 reset_available = 1;
1377
1378 break;
1379
1380 case USB_REQ_GET_CONFIGURATION:
1381 debug_cond(DEBUG_SETUP != 0,
1382 "%s: *** USB_REQ_GET_CONFIGURATION\n",
1383 __func__);
1384 break;
1385
1386 case USB_REQ_GET_STATUS:
1387 if (!s3c_udc_get_status(dev, usb_ctrl))
1388 return;
1389
1390 break;
1391
1392 case USB_REQ_CLEAR_FEATURE:
1393 ep_num = usb_ctrl->wIndex & 0x7f;
1394
1395 if (!s3c_udc_clear_feature(&dev->ep[ep_num].ep))
1396 return;
1397
1398 break;
1399
1400 case USB_REQ_SET_FEATURE:
1401 ep_num = usb_ctrl->wIndex & 0x7f;
1402
1403 if (!s3c_udc_set_feature(&dev->ep[ep_num].ep))
1404 return;
1405
1406 break;
1407
1408 default:
1409 debug_cond(DEBUG_SETUP != 0,
1410 "%s: *** Default of usb_ctrl->bRequest=0x%x"
1411 "happened.\n", __func__, usb_ctrl->bRequest);
1412 break;
1413 }
1414 }
1415
1416
1417 if (likely(dev->driver)) {
1418 /* device-2-host (IN) or no data setup command,
1419 * process immediately */
1420 debug_cond(DEBUG_SETUP != 0,
1421 "%s:usb_ctrlreq will be passed to fsg_setup()\n",
1422 __func__);
1423
1424 spin_unlock(&dev->lock);
1425 i = dev->driver->setup(&dev->gadget, usb_ctrl);
1426 spin_lock(&dev->lock);
1427
1428 if (i < 0) {
1429 /* setup processing failed, force stall */
1430 s3c_udc_ep0_set_stall(ep);
1431 dev->ep0state = WAIT_FOR_SETUP;
1432
1433 debug_cond(DEBUG_SETUP != 0,
1434 "\tdev->driver->setup failed (%d),"
1435 " bRequest = %d\n",
1436 i, usb_ctrl->bRequest);
1437
1438
1439 } else if (dev->req_pending) {
1440 dev->req_pending = 0;
1441 debug_cond(DEBUG_SETUP != 0,
1442 "\tdev->req_pending...\n");
1443 }
1444
1445 debug_cond(DEBUG_SETUP != 0,
1446 "\tep0state = %s\n", state_names[dev->ep0state]);
1447
1448 }
1449 }
1450
1451 /*
1452 * handle ep0 interrupt
1453 */
1454 static void s3c_handle_ep0(struct s3c_udc *dev)
1455 {
1456 if (dev->ep0state == WAIT_FOR_SETUP) {
1457 debug_cond(DEBUG_OUT_EP != 0,
1458 "%s: WAIT_FOR_SETUP\n", __func__);
1459 s3c_ep0_setup(dev);
1460
1461 } else {
1462 debug_cond(DEBUG_OUT_EP != 0,
1463 "%s: strange state!!(state = %s)\n",
1464 __func__, state_names[dev->ep0state]);
1465 }
1466 }
1467
1468 static void s3c_ep0_kick(struct s3c_udc *dev, struct s3c_ep *ep)
1469 {
1470 debug_cond(DEBUG_EP0 != 0,
1471 "%s: ep_is_in = %d\n", __func__, ep_is_in(ep));
1472 if (ep_is_in(ep)) {
1473 dev->ep0state = DATA_STATE_XMIT;
1474 s3c_ep0_write(dev);
1475
1476 } else {
1477 dev->ep0state = DATA_STATE_RECV;
1478 s3c_ep0_read(dev);
1479 }
1480 }
u-boot for qq2440