1 #ifndef LINUX_SSB_REGS_H_
2 #define LINUX_SSB_REGS_H_
5 /* SiliconBackplane Address Map.
6 * All regions may not exist on all chips.
8 #define SSB_SDRAM_BASE 0x00000000U /* Physical SDRAM */
9 #define SSB_PCI_MEM 0x08000000U /* Host Mode sb2pcitranslation0 (64 MB) */
10 #define SSB_PCI_CFG 0x0c000000U /* Host Mode sb2pcitranslation1 (64 MB) */
11 #define SSB_SDRAM_SWAPPED 0x10000000U /* Byteswapped Physical SDRAM */
12 #define SSB_ENUM_BASE 0x18000000U /* Enumeration space base */
13 #define SSB_ENUM_LIMIT 0x18010000U /* Enumeration space limit */
15 #define SSB_FLASH2 0x1c000000U /* Flash Region 2 (region 1 shadowed here) */
16 #define SSB_FLASH2_SZ 0x02000000U /* Size of Flash Region 2 */
18 #define SSB_EXTIF_BASE 0x1f000000U /* External Interface region base address */
19 #define SSB_FLASH1 0x1fc00000U /* Flash Region 1 */
20 #define SSB_FLASH1_SZ 0x00400000U /* Size of Flash Region 1 */
22 #define SSB_PCI_DMA 0x40000000U /* Client Mode sb2pcitranslation2 (1 GB) */
23 #define SSB_PCI_DMA_SZ 0x40000000U /* Client Mode sb2pcitranslation2 size in bytes */
24 #define SSB_PCIE_DMA_L32 0x00000000U /* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), low 32 bits */
25 #define SSB_PCIE_DMA_H32 0x80000000U /* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), high 32 bits */
26 #define SSB_EUART (SSB_EXTIF_BASE + 0x00800000)
27 #define SSB_LED (SSB_EXTIF_BASE + 0x00900000)
30 /* Enumeration space constants */
31 #define SSB_CORE_SIZE 0x1000 /* Size of a core MMIO area */
32 #define SSB_MAX_NR_CORES ((SSB_ENUM_LIMIT - SSB_ENUM_BASE) / SSB_CORE_SIZE)
36 #define SSB_EJTAG 0xff200000 /* MIPS EJTAG space (2M) */
39 /* SSB PCI config space registers. */
40 #define SSB_PMCSR 0x44
42 #define SSB_BAR0_WIN 0x80 /* Backplane address space 0 */
43 #define SSB_BAR1_WIN 0x84 /* Backplane address space 1 */
44 #define SSB_SPROMCTL 0x88 /* SPROM control */
45 #define SSB_SPROMCTL_WE 0x10 /* SPROM write enable */
46 #define SSB_BAR1_CONTROL 0x8c /* Address space 1 burst control */
47 #define SSB_PCI_IRQS 0x90 /* PCI interrupts */
48 #define SSB_PCI_IRQMASK 0x94 /* PCI IRQ control and mask (pcirev >= 6 only) */
49 #define SSB_BACKPLANE_IRQS 0x98 /* Backplane Interrupts */
50 #define SSB_GPIO_IN 0xB0 /* GPIO Input (pcirev >= 3 only) */
51 #define SSB_GPIO_OUT 0xB4 /* GPIO Output (pcirev >= 3 only) */
52 #define SSB_GPIO_OUT_ENABLE 0xB8 /* GPIO Output Enable/Disable (pcirev >= 3 only) */
53 #define SSB_GPIO_SCS 0x10 /* PCI config space bit 4 for 4306c0 slow clock source */
54 #define SSB_GPIO_HWRAD 0x20 /* PCI config space GPIO 13 for hw radio disable */
55 #define SSB_GPIO_XTAL 0x40 /* PCI config space GPIO 14 for Xtal powerup */
56 #define SSB_GPIO_PLL 0x80 /* PCI config space GPIO 15 for PLL powerdown */
59 #define SSB_BAR0_MAX_RETRIES 50
61 /* Silicon backplane configuration register definitions */
62 #define SSB_IPSFLAG 0x0F08
63 #define SSB_IPSFLAG_IRQ1 0x0000003F /* which sbflags get routed to mips interrupt 1 */
64 #define SSB_IPSFLAG_IRQ1_SHIFT 0
65 #define SSB_IPSFLAG_IRQ2 0x00003F00 /* which sbflags get routed to mips interrupt 2 */
66 #define SSB_IPSFLAG_IRQ2_SHIFT 8
67 #define SSB_IPSFLAG_IRQ3 0x003F0000 /* which sbflags get routed to mips interrupt 3 */
68 #define SSB_IPSFLAG_IRQ3_SHIFT 16
69 #define SSB_IPSFLAG_IRQ4 0x3F000000 /* which sbflags get routed to mips interrupt 4 */
70 #define SSB_IPSFLAG_IRQ4_SHIFT 24
71 #define SSB_TPSFLAG 0x0F18
72 #define SSB_TPSFLAG_BPFLAG 0x0000003F /* Backplane flag # */
73 #define SSB_TPSFLAG_ALWAYSIRQ 0x00000040 /* IRQ is always sent on the Backplane */
74 #define SSB_TMERRLOGA 0x0F48
75 #define SSB_TMERRLOG 0x0F50
76 #define SSB_ADMATCH3 0x0F60
77 #define SSB_ADMATCH2 0x0F68
78 #define SSB_ADMATCH1 0x0F70
79 #define SSB_IMSTATE 0x0F90 /* SB Initiator Agent State */
80 #define SSB_IMSTATE_PC 0x0000000f /* Pipe Count */
81 #define SSB_IMSTATE_AP_MASK 0x00000030 /* Arbitration Priority */
82 #define SSB_IMSTATE_AP_BOTH 0x00000000 /* Use both timeslices and token */
83 #define SSB_IMSTATE_AP_TS 0x00000010 /* Use timeslices only */
84 #define SSB_IMSTATE_AP_TK 0x00000020 /* Use token only */
85 #define SSB_IMSTATE_AP_RSV 0x00000030 /* Reserved */
86 #define SSB_IMSTATE_IBE 0x00020000 /* In Band Error */
87 #define SSB_IMSTATE_TO 0x00040000 /* Timeout */
88 #define SSB_IMSTATE_BUSY 0x01800000 /* Busy (Backplane rev >= 2.3 only) */
89 #define SSB_IMSTATE_REJECT 0x02000000 /* Reject (Backplane rev >= 2.3 only) */
90 #define SSB_INTVEC 0x0F94 /* SB Interrupt Mask */
91 #define SSB_INTVEC_PCI 0x00000001 /* Enable interrupts for PCI */
92 #define SSB_INTVEC_ENET0 0x00000002 /* Enable interrupts for enet 0 */
93 #define SSB_INTVEC_ILINE20 0x00000004 /* Enable interrupts for iline20 */
94 #define SSB_INTVEC_CODEC 0x00000008 /* Enable interrupts for v90 codec */
95 #define SSB_INTVEC_USB 0x00000010 /* Enable interrupts for usb */
96 #define SSB_INTVEC_EXTIF 0x00000020 /* Enable interrupts for external i/f */
97 #define SSB_INTVEC_ENET1 0x00000040 /* Enable interrupts for enet 1 */
98 #define SSB_TMSLOW 0x0F98 /* SB Target State Low */
99 #define SSB_TMSLOW_RESET 0x00000001 /* Reset */
100 #define SSB_TMSLOW_REJECT 0x00000002 /* Reject (Standard Backplane) */
101 #define SSB_TMSLOW_REJECT_23 0x00000004 /* Reject (Backplane rev 2.3) */
102 #define SSB_TMSLOW_CLOCK 0x00010000 /* Clock Enable */
103 #define SSB_TMSLOW_FGC 0x00020000 /* Force Gated Clocks On */
104 #define SSB_TMSLOW_PE 0x40000000 /* Power Management Enable */
105 #define SSB_TMSLOW_BE 0x80000000 /* BIST Enable */
106 #define SSB_TMSHIGH 0x0F9C /* SB Target State High */
107 #define SSB_TMSHIGH_SERR 0x00000001 /* S-error */
108 #define SSB_TMSHIGH_INT 0x00000002 /* Interrupt */
109 #define SSB_TMSHIGH_BUSY 0x00000004 /* Busy */
110 #define SSB_TMSHIGH_TO 0x00000020 /* Timeout. Backplane rev >= 2.3 only */
111 #define SSB_TMSHIGH_COREFL 0x1FFF0000 /* Core specific flags */
112 #define SSB_TMSHIGH_COREFL_SHIFT 16
113 #define SSB_TMSHIGH_DMA64 0x10000000 /* 64bit DMA supported */
114 #define SSB_TMSHIGH_GCR 0x20000000 /* Gated Clock Request */
115 #define SSB_TMSHIGH_BISTF 0x40000000 /* BIST Failed */
116 #define SSB_TMSHIGH_BISTD 0x80000000 /* BIST Done */
117 #define SSB_BWA0 0x0FA0
118 #define SSB_IMCFGLO 0x0FA8
119 #define SSB_IMCFGLO_SERTO 0x00000007 /* Service timeout */
120 #define SSB_IMCFGLO_REQTO 0x00000070 /* Request timeout */
121 #define SSB_IMCFGLO_REQTO_SHIFT 4
122 #define SSB_IMCFGLO_CONNID 0x00FF0000 /* Connection ID */
123 #define SSB_IMCFGLO_CONNID_SHIFT 16
124 #define SSB_IMCFGHI 0x0FAC
125 #define SSB_ADMATCH0 0x0FB0
126 #define SSB_TMCFGLO 0x0FB8
127 #define SSB_TMCFGHI 0x0FBC
128 #define SSB_BCONFIG 0x0FC0
129 #define SSB_BSTATE 0x0FC8
130 #define SSB_ACTCFG 0x0FD8
131 #define SSB_FLAGST 0x0FE8
132 #define SSB_IDLOW 0x0FF8
133 #define SSB_IDLOW_CFGSP 0x00000003 /* Config Space */
134 #define SSB_IDLOW_ADDRNGE 0x00000038 /* Address Ranges supported */
135 #define SSB_IDLOW_ADDRNGE_SHIFT 3
136 #define SSB_IDLOW_SYNC 0x00000040
137 #define SSB_IDLOW_INITIATOR 0x00000080
138 #define SSB_IDLOW_MIBL 0x00000F00 /* Minimum Backplane latency */
139 #define SSB_IDLOW_MIBL_SHIFT 8
140 #define SSB_IDLOW_MABL 0x0000F000 /* Maximum Backplane latency */
141 #define SSB_IDLOW_MABL_SHIFT 12
142 #define SSB_IDLOW_TIF 0x00010000 /* This Initiator is first */
143 #define SSB_IDLOW_CCW 0x000C0000 /* Cycle counter width */
144 #define SSB_IDLOW_CCW_SHIFT 18
145 #define SSB_IDLOW_TPT 0x00F00000 /* Target ports */
146 #define SSB_IDLOW_TPT_SHIFT 20
147 #define SSB_IDLOW_INITP 0x0F000000 /* Initiator ports */
148 #define SSB_IDLOW_INITP_SHIFT 24
149 #define SSB_IDLOW_SSBREV 0xF0000000 /* Sonics Backplane Revision code */
150 #define SSB_IDLOW_SSBREV_22 0x00000000 /* <= 2.2 */
151 #define SSB_IDLOW_SSBREV_23 0x10000000 /* 2.3 */
152 #define SSB_IDLOW_SSBREV_24 0x40000000 /* ?? Found in BCM4328 */
153 #define SSB_IDLOW_SSBREV_25 0x50000000 /* ?? Not Found yet */
154 #define SSB_IDLOW_SSBREV_26 0x60000000 /* ?? Found in some BCM4311/2 */
155 #define SSB_IDLOW_SSBREV_27 0x70000000 /* ?? Found in some BCM4311/2 */
156 #define SSB_IDHIGH 0x0FFC /* SB Identification High */
157 #define SSB_IDHIGH_RCLO 0x0000000F /* Revision Code (low part) */
158 #define SSB_IDHIGH_CC 0x00008FF0 /* Core Code */
159 #define SSB_IDHIGH_CC_SHIFT 4
160 #define SSB_IDHIGH_RCHI 0x00007000 /* Revision Code (high part) */
161 #define SSB_IDHIGH_RCHI_SHIFT 8 /* yes, shift 8 is right */
162 #define SSB_IDHIGH_VC 0xFFFF0000 /* Vendor Code */
163 #define SSB_IDHIGH_VC_SHIFT 16
165 /* SPROM shadow area. If not otherwise noted, fields are
166 * two bytes wide. Note that the SPROM can _only_ be read
167 * in two-byte quantities.
169 #define SSB_SPROMSIZE_WORDS 64
170 #define SSB_SPROMSIZE_BYTES (SSB_SPROMSIZE_WORDS * sizeof(u16))
171 #define SSB_SPROMSIZE_WORDS_R123 64
172 #define SSB_SPROMSIZE_WORDS_R4 220
173 #define SSB_SPROMSIZE_BYTES_R123 (SSB_SPROMSIZE_WORDS_R123 * sizeof(u16))
174 #define SSB_SPROMSIZE_BYTES_R4 (SSB_SPROMSIZE_WORDS_R4 * sizeof(u16))
175 #define SSB_SPROM_BASE1 0x1000
176 #define SSB_SPROM_BASE31 0x0800
177 #define SSB_SPROM_REVISION 0x007E
178 #define SSB_SPROM_REVISION_REV 0x00FF /* SPROM Revision number */
179 #define SSB_SPROM_REVISION_CRC 0xFF00 /* SPROM CRC8 value */
180 #define SSB_SPROM_REVISION_CRC_SHIFT 8
182 /* SPROM Revision 1 */
183 #define SSB_SPROM1_SPID 0x0004 /* Subsystem Product ID for PCI */
184 #define SSB_SPROM1_SVID 0x0006 /* Subsystem Vendor ID for PCI */
185 #define SSB_SPROM1_PID 0x0008 /* Product ID for PCI */
186 #define SSB_SPROM1_IL0MAC 0x0048 /* 6 bytes MAC address for 802.11b/g */
187 #define SSB_SPROM1_ET0MAC 0x004E /* 6 bytes MAC address for Ethernet */
188 #define SSB_SPROM1_ET1MAC 0x0054 /* 6 bytes MAC address for 802.11a */
189 #define SSB_SPROM1_ETHPHY 0x005A /* Ethernet PHY settings */
190 #define SSB_SPROM1_ETHPHY_ET0A 0x001F /* MII Address for enet0 */
191 #define SSB_SPROM1_ETHPHY_ET1A 0x03E0 /* MII Address for enet1 */
192 #define SSB_SPROM1_ETHPHY_ET1A_SHIFT 5
193 #define SSB_SPROM1_ETHPHY_ET0M (1<<14) /* MDIO for enet0 */
194 #define SSB_SPROM1_ETHPHY_ET1M (1<<15) /* MDIO for enet1 */
195 #define SSB_SPROM1_BINF 0x005C /* Board info */
196 #define SSB_SPROM1_BINF_BREV 0x00FF /* Board Revision */
197 #define SSB_SPROM1_BINF_CCODE 0x0F00 /* Country Code */
198 #define SSB_SPROM1_BINF_CCODE_SHIFT 8
199 #define SSB_SPROM1_BINF_ANTBG 0x3000 /* Available B-PHY and G-PHY antennas */
200 #define SSB_SPROM1_BINF_ANTBG_SHIFT 12
201 #define SSB_SPROM1_BINF_ANTA 0xC000 /* Available A-PHY antennas */
202 #define SSB_SPROM1_BINF_ANTA_SHIFT 14
203 #define SSB_SPROM1_PA0B0 0x005E
204 #define SSB_SPROM1_PA0B1 0x0060
205 #define SSB_SPROM1_PA0B2 0x0062
206 #define SSB_SPROM1_GPIOA 0x0064 /* General Purpose IO pins 0 and 1 */
207 #define SSB_SPROM1_GPIOA_P0 0x00FF /* Pin 0 */
208 #define SSB_SPROM1_GPIOA_P1 0xFF00 /* Pin 1 */
209 #define SSB_SPROM1_GPIOA_P1_SHIFT 8
210 #define SSB_SPROM1_GPIOB 0x0066 /* General Purpuse IO pins 2 and 3 */
211 #define SSB_SPROM1_GPIOB_P2 0x00FF /* Pin 2 */
212 #define SSB_SPROM1_GPIOB_P3 0xFF00 /* Pin 3 */
213 #define SSB_SPROM1_GPIOB_P3_SHIFT 8
214 #define SSB_SPROM1_MAXPWR 0x0068 /* Power Amplifier Max Power */
215 #define SSB_SPROM1_MAXPWR_BG 0x00FF /* B-PHY and G-PHY (in dBm Q5.2) */
216 #define SSB_SPROM1_MAXPWR_A 0xFF00 /* A-PHY (in dBm Q5.2) */
217 #define SSB_SPROM1_MAXPWR_A_SHIFT 8
218 #define SSB_SPROM1_PA1B0 0x006A
219 #define SSB_SPROM1_PA1B1 0x006C
220 #define SSB_SPROM1_PA1B2 0x006E
221 #define SSB_SPROM1_ITSSI 0x0070 /* Idle TSSI Target */
222 #define SSB_SPROM1_ITSSI_BG 0x00FF /* B-PHY and G-PHY*/
223 #define SSB_SPROM1_ITSSI_A 0xFF00 /* A-PHY */
224 #define SSB_SPROM1_ITSSI_A_SHIFT 8
225 #define SSB_SPROM1_BFLLO 0x0072 /* Boardflags (low 16 bits) */
226 #define SSB_SPROM1_AGAIN 0x0074 /* Antenna Gain (in dBm Q5.2) */
227 #define SSB_SPROM1_AGAIN_BG 0x00FF /* B-PHY and G-PHY */
228 #define SSB_SPROM1_AGAIN_BG_SHIFT 0
229 #define SSB_SPROM1_AGAIN_A 0xFF00 /* A-PHY */
230 #define SSB_SPROM1_AGAIN_A_SHIFT 8
232 /* SPROM Revision 2 (inherits from rev 1) */
233 #define SSB_SPROM2_BFLHI 0x0038 /* Boardflags (high 16 bits) */
234 #define SSB_SPROM2_MAXP_A 0x003A /* A-PHY Max Power */
235 #define SSB_SPROM2_MAXP_A_HI 0x00FF /* Max Power High */
236 #define SSB_SPROM2_MAXP_A_LO 0xFF00 /* Max Power Low */
237 #define SSB_SPROM2_MAXP_A_LO_SHIFT 8
238 #define SSB_SPROM2_PA1LOB0 0x003C /* A-PHY PowerAmplifier Low Settings */
239 #define SSB_SPROM2_PA1LOB1 0x003E /* A-PHY PowerAmplifier Low Settings */
240 #define SSB_SPROM2_PA1LOB2 0x0040 /* A-PHY PowerAmplifier Low Settings */
241 #define SSB_SPROM2_PA1HIB0 0x0042 /* A-PHY PowerAmplifier High Settings */
242 #define SSB_SPROM2_PA1HIB1 0x0044 /* A-PHY PowerAmplifier High Settings */
243 #define SSB_SPROM2_PA1HIB2 0x0046 /* A-PHY PowerAmplifier High Settings */
244 #define SSB_SPROM2_OPO 0x0078 /* OFDM Power Offset from CCK Level */
245 #define SSB_SPROM2_OPO_VALUE 0x00FF
246 #define SSB_SPROM2_OPO_UNUSED 0xFF00
247 #define SSB_SPROM2_CCODE 0x007C /* Two char Country Code */
249 /* SPROM Revision 3 (inherits most data from rev 2) */
250 #define SSB_SPROM3_OFDMAPO 0x002C /* A-PHY OFDM Mid Power Offset (4 bytes, BigEndian) */
251 #define SSB_SPROM3_OFDMALPO 0x0030 /* A-PHY OFDM Low Power Offset (4 bytes, BigEndian) */
252 #define SSB_SPROM3_OFDMAHPO 0x0034 /* A-PHY OFDM High Power Offset (4 bytes, BigEndian) */
253 #define SSB_SPROM3_GPIOLDC 0x0042 /* GPIO LED Powersave Duty Cycle (4 bytes, BigEndian) */
254 #define SSB_SPROM3_GPIOLDC_OFF 0x0000FF00 /* Off Count */
255 #define SSB_SPROM3_GPIOLDC_OFF_SHIFT 8
256 #define SSB_SPROM3_GPIOLDC_ON 0x00FF0000 /* On Count */
257 #define SSB_SPROM3_GPIOLDC_ON_SHIFT 16
258 #define SSB_SPROM3_IL0MAC 0x004A /* 6 bytes MAC address for 802.11b/g */
259 #define SSB_SPROM3_CCKPO 0x0078 /* CCK Power Offset */
260 #define SSB_SPROM3_CCKPO_1M 0x000F /* 1M Rate PO */
261 #define SSB_SPROM3_CCKPO_2M 0x00F0 /* 2M Rate PO */
262 #define SSB_SPROM3_CCKPO_2M_SHIFT 4
263 #define SSB_SPROM3_CCKPO_55M 0x0F00 /* 5.5M Rate PO */
264 #define SSB_SPROM3_CCKPO_55M_SHIFT 8
265 #define SSB_SPROM3_CCKPO_11M 0xF000 /* 11M Rate PO */
266 #define SSB_SPROM3_CCKPO_11M_SHIFT 12
267 #define SSB_SPROM3_OFDMGPO 0x107A /* G-PHY OFDM Power Offset (4 bytes, BigEndian) */
269 /* SPROM Revision 4 */
270 #define SSB_SPROM4_BFLLO 0x0044 /* Boardflags (low 16 bits) */
271 #define SSB_SPROM4_BFLHI 0x0046 /* Board Flags Hi */
272 #define SSB_SPROM4_BFL2LO 0x0048 /* Board flags 2 (low 16 bits) */
273 #define SSB_SPROM4_BFL2HI 0x004A /* Board flags 2 Hi */
274 #define SSB_SPROM4_IL0MAC 0x004C /* 6 byte MAC address for a/b/g/n */
275 #define SSB_SPROM4_CCODE 0x0052 /* Country Code (2 bytes) */
276 #define SSB_SPROM4_GPIOA 0x0056 /* Gen. Purpose IO # 0 and 1 */
277 #define SSB_SPROM4_GPIOA_P0 0x00FF /* Pin 0 */
278 #define SSB_SPROM4_GPIOA_P1 0xFF00 /* Pin 1 */
279 #define SSB_SPROM4_GPIOA_P1_SHIFT 8
280 #define SSB_SPROM4_GPIOB 0x0058 /* Gen. Purpose IO # 2 and 3 */
281 #define SSB_SPROM4_GPIOB_P2 0x00FF /* Pin 2 */
282 #define SSB_SPROM4_GPIOB_P3 0xFF00 /* Pin 3 */
283 #define SSB_SPROM4_GPIOB_P3_SHIFT 8
284 #define SSB_SPROM4_ETHPHY 0x005A /* Ethernet PHY settings ?? */
285 #define SSB_SPROM4_ETHPHY_ET0A 0x001F /* MII Address for enet0 */
286 #define SSB_SPROM4_ETHPHY_ET1A 0x03E0 /* MII Address for enet1 */
287 #define SSB_SPROM4_ETHPHY_ET1A_SHIFT 5
288 #define SSB_SPROM4_ETHPHY_ET0M (1<<14) /* MDIO for enet0 */
289 #define SSB_SPROM4_ETHPHY_ET1M (1<<15) /* MDIO for enet1 */
290 #define SSB_SPROM4_ANTAVAIL 0x005D /* Antenna available bitfields */
291 #define SSB_SPROM4_ANTAVAIL_A 0x00FF /* A-PHY bitfield */
292 #define SSB_SPROM4_ANTAVAIL_A_SHIFT 0
293 #define SSB_SPROM4_ANTAVAIL_BG 0xFF00 /* B-PHY and G-PHY bitfield */
294 #define SSB_SPROM4_ANTAVAIL_BG_SHIFT 8
295 #define SSB_SPROM4_AGAIN01 0x005E /* Antenna Gain (in dBm Q5.2) */
296 #define SSB_SPROM4_AGAIN0 0x00FF /* Antenna 0 */
297 #define SSB_SPROM4_AGAIN0_SHIFT 0
298 #define SSB_SPROM4_AGAIN1 0xFF00 /* Antenna 1 */
299 #define SSB_SPROM4_AGAIN1_SHIFT 8
300 #define SSB_SPROM4_AGAIN23 0x0060
301 #define SSB_SPROM4_AGAIN2 0x00FF /* Antenna 2 */
302 #define SSB_SPROM4_AGAIN2_SHIFT 0
303 #define SSB_SPROM4_AGAIN3 0xFF00 /* Antenna 3 */
304 #define SSB_SPROM4_AGAIN3_SHIFT 8
305 #define SSB_SPROM4_TXPID2G01 0x0062 /* TX Power Index 2GHz */
306 #define SSB_SPROM4_TXPID2G0 0x00FF
307 #define SSB_SPROM4_TXPID2G0_SHIFT 0
308 #define SSB_SPROM4_TXPID2G1 0xFF00
309 #define SSB_SPROM4_TXPID2G1_SHIFT 8
310 #define SSB_SPROM4_TXPID2G23 0x0064 /* TX Power Index 2GHz */
311 #define SSB_SPROM4_TXPID2G2 0x00FF
312 #define SSB_SPROM4_TXPID2G2_SHIFT 0
313 #define SSB_SPROM4_TXPID2G3 0xFF00
314 #define SSB_SPROM4_TXPID2G3_SHIFT 8
315 #define SSB_SPROM4_TXPID5G01 0x0066 /* TX Power Index 5GHz middle subband */
316 #define SSB_SPROM4_TXPID5G0 0x00FF
317 #define SSB_SPROM4_TXPID5G0_SHIFT 0
318 #define SSB_SPROM4_TXPID5G1 0xFF00
319 #define SSB_SPROM4_TXPID5G1_SHIFT 8
320 #define SSB_SPROM4_TXPID5G23 0x0068 /* TX Power Index 5GHz middle subband */
321 #define SSB_SPROM4_TXPID5G2 0x00FF
322 #define SSB_SPROM4_TXPID5G2_SHIFT 0
323 #define SSB_SPROM4_TXPID5G3 0xFF00
324 #define SSB_SPROM4_TXPID5G3_SHIFT 8
325 #define SSB_SPROM4_TXPID5GL01 0x006A /* TX Power Index 5GHz low subband */
326 #define SSB_SPROM4_TXPID5GL0 0x00FF
327 #define SSB_SPROM4_TXPID5GL0_SHIFT 0
328 #define SSB_SPROM4_TXPID5GL1 0xFF00
329 #define SSB_SPROM4_TXPID5GL1_SHIFT 8
330 #define SSB_SPROM4_TXPID5GL23 0x006C /* TX Power Index 5GHz low subband */
331 #define SSB_SPROM4_TXPID5GL2 0x00FF
332 #define SSB_SPROM4_TXPID5GL2_SHIFT 0
333 #define SSB_SPROM4_TXPID5GL3 0xFF00
334 #define SSB_SPROM4_TXPID5GL3_SHIFT 8
335 #define SSB_SPROM4_TXPID5GH01 0x006E /* TX Power Index 5GHz high subband */
336 #define SSB_SPROM4_TXPID5GH0 0x00FF
337 #define SSB_SPROM4_TXPID5GH0_SHIFT 0
338 #define SSB_SPROM4_TXPID5GH1 0xFF00
339 #define SSB_SPROM4_TXPID5GH1_SHIFT 8
340 #define SSB_SPROM4_TXPID5GH23 0x0070 /* TX Power Index 5GHz high subband */
341 #define SSB_SPROM4_TXPID5GH2 0x00FF
342 #define SSB_SPROM4_TXPID5GH2_SHIFT 0
343 #define SSB_SPROM4_TXPID5GH3 0xFF00
344 #define SSB_SPROM4_TXPID5GH3_SHIFT 8
345 #define SSB_SPROM4_MAXP_BG 0x0080 /* Max Power BG in path 1 */
346 #define SSB_SPROM4_MAXP_BG_MASK 0x00FF /* Mask for Max Power BG */
347 #define SSB_SPROM4_ITSSI_BG 0xFF00 /* Mask for path 1 itssi_bg */
348 #define SSB_SPROM4_ITSSI_BG_SHIFT 8
349 #define SSB_SPROM4_MAXP_A 0x008A /* Max Power A in path 1 */
350 #define SSB_SPROM4_MAXP_A_MASK 0x00FF /* Mask for Max Power A */
351 #define SSB_SPROM4_ITSSI_A 0xFF00 /* Mask for path 1 itssi_a */
352 #define SSB_SPROM4_ITSSI_A_SHIFT 8
353 #define SSB_SPROM4_PA0B0 0x0082 /* The paXbY locations are */
354 #define SSB_SPROM4_PA0B1 0x0084 /* only guesses */
355 #define SSB_SPROM4_PA0B2 0x0086
356 #define SSB_SPROM4_PA1B0 0x008E
357 #define SSB_SPROM4_PA1B1 0x0090
358 #define SSB_SPROM4_PA1B2 0x0092
360 /* SPROM Revision 5 (inherits most data from rev 4) */
361 #define SSB_SPROM5_CCODE 0x0044 /* Country Code (2 bytes) */
362 #define SSB_SPROM5_BFLLO 0x004A /* Boardflags (low 16 bits) */
363 #define SSB_SPROM5_BFLHI 0x004C /* Board Flags Hi */
364 #define SSB_SPROM5_BFL2LO 0x004E /* Board flags 2 (low 16 bits) */
365 #define SSB_SPROM5_BFL2HI 0x0050 /* Board flags 2 Hi */
366 #define SSB_SPROM5_IL0MAC 0x0052 /* 6 byte MAC address for a/b/g/n */
367 #define SSB_SPROM5_GPIOA 0x0076 /* Gen. Purpose IO # 0 and 1 */
368 #define SSB_SPROM5_GPIOA_P0 0x00FF /* Pin 0 */
369 #define SSB_SPROM5_GPIOA_P1 0xFF00 /* Pin 1 */
370 #define SSB_SPROM5_GPIOA_P1_SHIFT 8
371 #define SSB_SPROM5_GPIOB 0x0078 /* Gen. Purpose IO # 2 and 3 */
372 #define SSB_SPROM5_GPIOB_P2 0x00FF /* Pin 2 */
373 #define SSB_SPROM5_GPIOB_P3 0xFF00 /* Pin 3 */
374 #define SSB_SPROM5_GPIOB_P3_SHIFT 8
376 /* SPROM Revision 8 */
377 #define SSB_SPROM8_BOARDREV 0x0082 /* Board revision */
378 #define SSB_SPROM8_BFLLO 0x0084 /* Board flags (bits 0-15) */
379 #define SSB_SPROM8_BFLHI 0x0086 /* Board flags (bits 16-31) */
380 #define SSB_SPROM8_BFL2LO 0x0088 /* Board flags (bits 32-47) */
381 #define SSB_SPROM8_BFL2HI 0x008A /* Board flags (bits 48-63) */
382 #define SSB_SPROM8_IL0MAC 0x008C /* 6 byte MAC address */
383 #define SSB_SPROM8_CCODE 0x0092 /* 2 byte country code */
384 #define SSB_SPROM8_GPIOA 0x0096 /*Gen. Purpose IO # 0 and 1 */
385 #define SSB_SPROM8_GPIOA_P0 0x00FF /* Pin 0 */
386 #define SSB_SPROM8_GPIOA_P1 0xFF00 /* Pin 1 */
387 #define SSB_SPROM8_GPIOA_P1_SHIFT 8
388 #define SSB_SPROM8_GPIOB 0x0098 /* Gen. Purpose IO # 2 and 3 */
389 #define SSB_SPROM8_GPIOB_P2 0x00FF /* Pin 2 */
390 #define SSB_SPROM8_GPIOB_P3 0xFF00 /* Pin 3 */
391 #define SSB_SPROM8_GPIOB_P3_SHIFT 8
392 #define SSB_SPROM8_ANTAVAIL 0x009C /* Antenna available bitfields*/
393 #define SSB_SPROM8_ANTAVAIL_A 0xFF00 /* A-PHY bitfield */
394 #define SSB_SPROM8_ANTAVAIL_A_SHIFT 8
395 #define SSB_SPROM8_ANTAVAIL_BG 0x00FF /* B-PHY and G-PHY bitfield */
396 #define SSB_SPROM8_ANTAVAIL_BG_SHIFT 0
397 #define SSB_SPROM8_AGAIN01 0x009E /* Antenna Gain (in dBm Q5.2) */
398 #define SSB_SPROM8_AGAIN0 0x00FF /* Antenna 0 */
399 #define SSB_SPROM8_AGAIN0_SHIFT 0
400 #define SSB_SPROM8_AGAIN1 0xFF00 /* Antenna 1 */
401 #define SSB_SPROM8_AGAIN1_SHIFT 8
402 #define SSB_SPROM8_AGAIN23 0x00A0
403 #define SSB_SPROM8_AGAIN2 0x00FF /* Antenna 2 */
404 #define SSB_SPROM8_AGAIN2_SHIFT 0
405 #define SSB_SPROM8_AGAIN3 0xFF00 /* Antenna 3 */
406 #define SSB_SPROM8_AGAIN3_SHIFT 8
407 #define SSB_SPROM8_RSSIPARM2G 0x00A4 /* RSSI params for 2GHz */
408 #define SSB_SPROM8_RSSISMF2G 0x000F
409 #define SSB_SPROM8_RSSISMC2G 0x00F0
410 #define SSB_SPROM8_RSSISMC2G_SHIFT 4
411 #define SSB_SPROM8_RSSISAV2G 0x0700
412 #define SSB_SPROM8_RSSISAV2G_SHIFT 8
413 #define SSB_SPROM8_BXA2G 0x1800
414 #define SSB_SPROM8_BXA2G_SHIFT 11
415 #define SSB_SPROM8_RSSIPARM5G 0x00A6 /* RSSI params for 5GHz */
416 #define SSB_SPROM8_RSSISMF5G 0x000F
417 #define SSB_SPROM8_RSSISMC5G 0x00F0
418 #define SSB_SPROM8_RSSISMC5G_SHIFT 4
419 #define SSB_SPROM8_RSSISAV5G 0x0700
420 #define SSB_SPROM8_RSSISAV5G_SHIFT 8
421 #define SSB_SPROM8_BXA5G 0x1800
422 #define SSB_SPROM8_BXA5G_SHIFT 11
423 #define SSB_SPROM8_TRI25G 0x00A8 /* TX isolation 2.4&5.3GHz */
424 #define SSB_SPROM8_TRI2G 0x00FF /* TX isolation 2.4GHz */
425 #define SSB_SPROM8_TRI5G 0xFF00 /* TX isolation 5.3GHz */
426 #define SSB_SPROM8_TRI5G_SHIFT 8
427 #define SSB_SPROM8_TRI5GHL 0x00AA /* TX isolation 5.2/5.8GHz */
428 #define SSB_SPROM8_TRI5GL 0x00FF /* TX isolation 5.2GHz */
429 #define SSB_SPROM8_TRI5GH 0xFF00 /* TX isolation 5.8GHz */
430 #define SSB_SPROM8_TRI5GH_SHIFT 8
431 #define SSB_SPROM8_RXPO 0x00AC /* RX power offsets */
432 #define SSB_SPROM8_RXPO2G 0x00FF /* 2GHz RX power offset */
433 #define SSB_SPROM8_RXPO5G 0xFF00 /* 5GHz RX power offset */
434 #define SSB_SPROM8_RXPO5G_SHIFT 8
435 #define SSB_SPROM8_FEM2G 0x00AE
436 #define SSB_SPROM8_FEM5G 0x00B0
437 #define SSB_SROM8_FEM_TSSIPOS 0x0001
438 #define SSB_SROM8_FEM_TSSIPOS_SHIFT 0
439 #define SSB_SROM8_FEM_EXTPA_GAIN 0x0006
440 #define SSB_SROM8_FEM_EXTPA_GAIN_SHIFT 1
441 #define SSB_SROM8_FEM_PDET_RANGE 0x00F8
442 #define SSB_SROM8_FEM_PDET_RANGE_SHIFT 3
443 #define SSB_SROM8_FEM_TR_ISO 0x0700
444 #define SSB_SROM8_FEM_TR_ISO_SHIFT 8
445 #define SSB_SROM8_FEM_ANTSWLUT 0xF800
446 #define SSB_SROM8_FEM_ANTSWLUT_SHIFT 11
447 #define SSB_SPROM8_THERMAL 0x00B2
448 #define SSB_SPROM8_MPWR_RAWTS 0x00B4
449 #define SSB_SPROM8_TS_SLP_OPT_CORRX 0x00B6
450 #define SSB_SPROM8_FOC_HWIQ_IQSWP 0x00B8
451 #define SSB_SPROM8_PHYCAL_TEMPDELTA 0x00BA
452 #define SSB_SPROM8_MAXP_BG 0x00C0 /* Max Power 2GHz in path 1 */
453 #define SSB_SPROM8_MAXP_BG_MASK 0x00FF /* Mask for Max Power 2GHz */
454 #define SSB_SPROM8_ITSSI_BG 0xFF00 /* Mask for path 1 itssi_bg */
455 #define SSB_SPROM8_ITSSI_BG_SHIFT 8
456 #define SSB_SPROM8_PA0B0 0x00C2 /* 2GHz power amp settings */
457 #define SSB_SPROM8_PA0B1 0x00C4
458 #define SSB_SPROM8_PA0B2 0x00C6
459 #define SSB_SPROM8_MAXP_A 0x00C8 /* Max Power 5.3GHz */
460 #define SSB_SPROM8_MAXP_A_MASK 0x00FF /* Mask for Max Power 5.3GHz */
461 #define SSB_SPROM8_ITSSI_A 0xFF00 /* Mask for path 1 itssi_a */
462 #define SSB_SPROM8_ITSSI_A_SHIFT 8
463 #define SSB_SPROM8_MAXP_AHL 0x00CA /* Max Power 5.2/5.8GHz */
464 #define SSB_SPROM8_MAXP_AH_MASK 0x00FF /* Mask for Max Power 5.8GHz */
465 #define SSB_SPROM8_MAXP_AL_MASK 0xFF00 /* Mask for Max Power 5.2GHz */
466 #define SSB_SPROM8_MAXP_AL_SHIFT 8
467 #define SSB_SPROM8_PA1B0 0x00CC /* 5.3GHz power amp settings */
468 #define SSB_SPROM8_PA1B1 0x00CE
469 #define SSB_SPROM8_PA1B2 0x00D0
470 #define SSB_SPROM8_PA1LOB0 0x00D2 /* 5.2GHz power amp settings */
471 #define SSB_SPROM8_PA1LOB1 0x00D4
472 #define SSB_SPROM8_PA1LOB2 0x00D6
473 #define SSB_SPROM8_PA1HIB0 0x00D8 /* 5.8GHz power amp settings */
474 #define SSB_SPROM8_PA1HIB1 0x00DA
475 #define SSB_SPROM8_PA1HIB2 0x00DC
476 #define SSB_SPROM8_CCK2GPO 0x0140 /* CCK power offset */
477 #define SSB_SPROM8_OFDM2GPO 0x0142 /* 2.4GHz OFDM power offset */
478 #define SSB_SPROM8_OFDM5GPO 0x0146 /* 5.3GHz OFDM power offset */
479 #define SSB_SPROM8_OFDM5GLPO 0x014A /* 5.2GHz OFDM power offset */
480 #define SSB_SPROM8_OFDM5GHPO 0x014E /* 5.8GHz OFDM power offset */
482 /* Values for boardflags_lo read from SPROM */
483 #define SSB_BFL_BTCOEXIST 0x0001 /* implements Bluetooth coexistance */
484 #define SSB_BFL_PACTRL 0x0002 /* GPIO 9 controlling the PA */
485 #define SSB_BFL_AIRLINEMODE 0x0004 /* implements GPIO 13 radio disable indication */
486 #define SSB_BFL_RSSI 0x0008 /* software calculates nrssi slope. */
487 #define SSB_BFL_ENETSPI 0x0010 /* has ephy roboswitch spi */
488 #define SSB_BFL_XTAL_NOSLOW 0x0020 /* no slow clock available */
489 #define SSB_BFL_CCKHIPWR 0x0040 /* can do high power CCK transmission */
490 #define SSB_BFL_ENETADM 0x0080 /* has ADMtek switch */
491 #define SSB_BFL_ENETVLAN 0x0100 /* can do vlan */
492 #define SSB_BFL_AFTERBURNER 0x0200 /* supports Afterburner mode */
493 #define SSB_BFL_NOPCI 0x0400 /* board leaves PCI floating */
494 #define SSB_BFL_FEM 0x0800 /* supports the Front End Module */
495 #define SSB_BFL_EXTLNA 0x1000 /* has an external LNA */
496 #define SSB_BFL_HGPA 0x2000 /* had high gain PA */
497 #define SSB_BFL_BTCMOD 0x4000 /* BFL_BTCOEXIST is given in alternate GPIOs */
498 #define SSB_BFL_ALTIQ 0x8000 /* alternate I/Q settings */
500 /* Values for boardflags_hi read from SPROM */
501 #define SSB_BFH_NOPA 0x0001 /* has no PA */
502 #define SSB_BFH_RSSIINV 0x0002 /* RSSI uses positive slope (not TSSI) */
503 #define SSB_BFH_PAREF 0x0004 /* uses the PARef LDO */
504 #define SSB_BFH_3TSWITCH 0x0008 /* uses a triple throw switch shared with bluetooth */
505 #define SSB_BFH_PHASESHIFT 0x0010 /* can support phase shifter */
506 #define SSB_BFH_BUCKBOOST 0x0020 /* has buck/booster */
507 #define SSB_BFH_FEM_BT 0x0040 /* has FEM and switch to share antenna with bluetooth */
509 /* Values for boardflags2_lo read from SPROM */
510 #define SSB_BFL2_RXBB_INT_REG_DIS 0x0001 /* external RX BB regulator present */
511 #define SSB_BFL2_APLL_WAR 0x0002 /* alternative A-band PLL settings implemented */
512 #define SSB_BFL2_TXPWRCTRL_EN 0x0004 /* permits enabling TX Power Control */
513 #define SSB_BFL2_2X4_DIV 0x0008 /* 2x4 diversity switch */
514 #define SSB_BFL2_5G_PWRGAIN 0x0010 /* supports 5G band power gain */
515 #define SSB_BFL2_PCIEWAR_OVR 0x0020 /* overrides ASPM and Clkreq settings */
516 #define SSB_BFL2_CAESERS_BRD 0x0040 /* is Caesers board (unused) */
517 #define SSB_BFL2_BTC3WIRE 0x0080 /* used 3-wire bluetooth coexist */
518 #define SSB_BFL2_SKWRKFEM_BRD 0x0100 /* 4321mcm93 uses Skyworks FEM */
519 #define SSB_BFL2_SPUR_WAR 0x0200 /* has a workaround for clock-harmonic spurs */
520 #define SSB_BFL2_GPLL_WAR 0x0400 /* altenative G-band PLL settings implemented */
522 /* Values for SSB_SPROM1_BINF_CCODE */
524 SSB_SPROM1CCODE_WORLD
= 0,
525 SSB_SPROM1CCODE_THAILAND
,
526 SSB_SPROM1CCODE_ISRAEL
,
527 SSB_SPROM1CCODE_JORDAN
,
528 SSB_SPROM1CCODE_CHINA
,
529 SSB_SPROM1CCODE_JAPAN
,
530 SSB_SPROM1CCODE_USA_CANADA_ANZ
,
531 SSB_SPROM1CCODE_EUROPE
,
532 SSB_SPROM1CCODE_USA_LOW
,
533 SSB_SPROM1CCODE_JAPAN_HIGH
,
535 SSB_SPROM1CCODE_NONE
,
538 /* Address-Match values and masks (SSB_ADMATCHxxx) */
539 #define SSB_ADM_TYPE 0x00000003 /* Address type */
540 #define SSB_ADM_TYPE0 0
541 #define SSB_ADM_TYPE1 1
542 #define SSB_ADM_TYPE2 2
543 #define SSB_ADM_AD64 0x00000004
544 #define SSB_ADM_SZ0 0x000000F8 /* Type0 size */
545 #define SSB_ADM_SZ0_SHIFT 3
546 #define SSB_ADM_SZ1 0x000001F8 /* Type1 size */
547 #define SSB_ADM_SZ1_SHIFT 3
548 #define SSB_ADM_SZ2 0x000001F8 /* Type2 size */
549 #define SSB_ADM_SZ2_SHIFT 3
550 #define SSB_ADM_EN 0x00000400 /* Enable */
551 #define SSB_ADM_NEG 0x00000800 /* Negative decode */
552 #define SSB_ADM_BASE0 0xFFFFFF00 /* Type0 base address */
553 #define SSB_ADM_BASE0_SHIFT 8
554 #define SSB_ADM_BASE1 0xFFFFF000 /* Type1 base address for the core */
555 #define SSB_ADM_BASE1_SHIFT 12
556 #define SSB_ADM_BASE2 0xFFFF0000 /* Type2 base address for the core */
557 #define SSB_ADM_BASE2_SHIFT 16
560 #endif /* LINUX_SSB_REGS_H_ */
