?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
revert between 56095 -> 55830 in arch
[AROS.git] / rom / devs / ahci / ahci.h
blob764bee85b4325b4553b0731055aa76ebfbd3ae42
1 /*
2 * Copyright (c) 2006 David Gwynne <dlg@openbsd.org>
3 *
4 * Permission to use, copy, modify, and distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 *
16 * $OpenBSD: ahci.c,v 1.147 2009/02/16 21:19:07 miod Exp $
17 */
18
19 #if defined(__DragonFly__)
20 # include "ahci_dragonfly.h"
21 # include "atascsi.h"
22 #elif defined(__AROS__)
23 # include "ahci_aros.h"
24 # include <devices/atascsi.h>
25 #else
26 # error "build for OS unknown"
27 #endif
28 #include "pmreg.h"
29
30 /* change to AHCI_DEBUG for dmesg spam */
31 #define NO_AHCI_DEBUG
32
33 #ifdef AHCI_DEBUG
34 #define DPRINTF(m, f...) do { if ((ahcidebug & (m)) == (m)) kprintf(f); } \
35 while (0)
36 #define AHCI_D_TIMEOUT 0x00
37 #define AHCI_D_VERBOSE 0x01
38 #define AHCI_D_INTR 0x02
39 #define AHCI_D_XFER 0x08
40 static const int ahcidebug = 0xff;
41 #else
42 #define DPRINTF(m, f...)
43 #endif
44
45 #define AHCI_PCI_ATI_SB600_MAGIC 0x40
46 #define AHCI_PCI_ATI_SB600_LOCKED 0x01
47
48 #define AHCI_REG_CAP 0x000 /* HBA Capabilities */
49 #define AHCI_REG_CAP_NP(_r) (((_r) & 0x1f)+1) /* Number of Ports */
50 #define AHCI_REG_CAP_SXS (1<<5) /* External SATA */
51 #define AHCI_REG_CAP_EMS (1<<6) /* Enclosure Mgmt */
52 #define AHCI_REG_CAP_CCCS (1<<7) /* Cmd Coalescing */
53 #define AHCI_REG_CAP_NCS(_r) ((((_r) & 0x1f00)>>8)+1) /* NCmds*/
54 #define AHCI_REG_CAP_PSC (1<<13) /* Partial State Capable */
55 #define AHCI_REG_CAP_SSC (1<<14) /* Slumber State Capable */
56 #define AHCI_REG_CAP_PMD (1<<15) /* PIO Multiple DRQ Block */
57 #define AHCI_REG_CAP_FBSS (1<<16) /* FIS-Based Switching Supp */
58 #define AHCI_REG_CAP_SPM (1<<17) /* Port Multiplier */
59 #define AHCI_REG_CAP_SAM (1<<18) /* AHCI Only mode */
60 #define AHCI_REG_CAP_SNZO (1<<19) /* Non Zero DMA Offsets */
61 #define AHCI_REG_CAP_ISS (0xf<<20) /* Interface Speed Support */
62 #define AHCI_REG_CAP_ISS_G1 (0x1<<20) /* Gen 1 (1.5 Gbps) */
63 #define AHCI_REG_CAP_ISS_G2 (0x2<<20) /* Gen 2 (3 Gbps) */
64 #define AHCI_REG_CAP_ISS_G3 (0x3<<20) /* Gen 3 (6 Gbps) */
65 #define AHCI_REG_CAP_SCLO (1<<24) /* Cmd List Override */
66 #define AHCI_REG_CAP_SAL (1<<25) /* Activity LED */
67 #define AHCI_REG_CAP_SALP (1<<26) /* Aggressive Link Pwr Mgmt */
68 #define AHCI_REG_CAP_SSS (1<<27) /* Staggered Spinup */
69 #define AHCI_REG_CAP_SMPS (1<<28) /* Mech Presence Switch */
70 #define AHCI_REG_CAP_SSNTF (1<<29) /* SNotification Register */
71 #define AHCI_REG_CAP_SNCQ (1<<30) /* Native Cmd Queuing */
72 #define AHCI_REG_CAP_S64A (1<<31) /* 64bit Addressing */
73 #define AHCI_FMT_CAP "\020" "\040S64A" "\037NCQ" "\036SSNTF" \
74 "\035SMPS" "\034SSS" "\033SALP" "\032SAL" \
75 "\031SCLO" "\024SNZO" "\023SAM" "\022SPM" \
76 "\021FBSS" "\020PMD" "\017SSC" "\016PSC" \
77 "\010CCCS" "\007EMS" "\006SXS"
78
79 #define AHCI_REG_GHC 0x004 /* Global HBA Control */
80 #define AHCI_REG_GHC_HR (1<<0) /* HBA Reset */
81 #define AHCI_REG_GHC_IE (1<<1) /* Interrupt Enable */
82 #define AHCI_REG_GHC_MRSM (1<<2) /* MSI Revert to Single Msg */
83 #define AHCI_REG_GHC_AE (1<<31) /* AHCI Enable */
84 #define AHCI_FMT_GHC "\020" "\040AE" "\003MRSM" "\002IE" "\001HR"
85
86 #define AHCI_REG_IS 0x008 /* Interrupt Status */
87 #define AHCI_REG_PI 0x00c /* Ports Implemented */
88
89 #define AHCI_REG_VS 0x010 /* AHCI Version */
90 #define AHCI_REG_VS_0_95 0x00000905 /* 0.95 */
91 #define AHCI_REG_VS_1_0 0x00010000 /* 1.0 */
92 #define AHCI_REG_VS_1_1 0x00010100 /* 1.1 */
93 #define AHCI_REG_VS_1_2 0x00010200 /* 1.2 */
94 #define AHCI_REG_VS_1_3 0x00010300 /* 1.3 */
95 #define AHCI_REG_VS_1_4 0x00010400 /* 1.4 */
96 #define AHCI_REG_VS_1_5 0x00010500 /* 1.5 (future...) */
97
98 #define AHCI_REG_CCC_CTL 0x014 /* Coalescing Control */
99 #define AHCI_REG_CCC_CTL_INT(_r) (((_r) & 0xf8) >> 3) /* CCC INT slot */
100
101 #define AHCI_REG_CCC_PORTS 0x018 /* Coalescing Ports */
102 #define AHCI_REG_EM_LOC 0x01c /* Enclosure Mgmt Location */
103 #define AHCI_REG_EM_CTL 0x020 /* Enclosure Mgmt Control */
104
105 #define AHCI_REG_CAP2 0x024 /* Host Capabilities Extended */
106 #define AHCI_REG_CAP2_BOH (1<<0) /* BIOS/OS Handoff */
107 #define AHCI_REG_CAP2_NVMP (1<<1) /* NVMHCI Present */
108 #define AHCI_REG_CAP2_APST (1<<2) /* A-Partial to Slumber Trans */
109 #define AHCI_FMT_CAP2 "\020" "\003BOH" "\002NVMP" "\001BOH"
110
111 #define AHCI_REG_BOHC 0x028 /* BIOS/OS Handoff Control and Status */
112 #define AHCI_REG_BOHC_BOS (1<<0) /* BIOS Owned Semaphore */
113 #define AHCI_REG_BOHC_OOS (1<<1) /* OS Owned Semaphore */
114 #define AHCI_REG_BOHC_SOOE (1<<2) /* SMI on OS Own chg enable */
115 #define AHCI_REG_BOHC_OOC (1<<3) /* OS Ownership Change */
116 #define AHCI_REG_BOHC_BB (1<<4) /* BIOS Busy */
117 #define AHCI_FMT_BOHC "\020" "\005BB" "\004OOC" "\003SOOE" \
118 "\002OOS" "\001BOS"
119
120 #define AHCI_PORT_REGION(_p) (0x100 + ((_p) * 0x80))
121 #define AHCI_PORT_SIZE 0x80
122
123 #define AHCI_PREG_CLB 0x00 /* Cmd List Base Addr */
124 #define AHCI_PREG_CLBU 0x04 /* Cmd List Base Hi Addr */
125 #define AHCI_PREG_FB 0x08 /* FIS Base Addr */
126 #define AHCI_PREG_FBU 0x0c /* FIS Base Hi Addr */
127
128 #define AHCI_PREG_IS 0x10 /* Interrupt Status */
129 #define AHCI_PREG_IS_DHRS (1<<0) /* Device to Host FIS */
130 #define AHCI_PREG_IS_PSS (1<<1) /* PIO Setup FIS */
131 #define AHCI_PREG_IS_DSS (1<<2) /* DMA Setup FIS */
132 #define AHCI_PREG_IS_SDBS (1<<3) /* Set Device Bits FIS */
133 #define AHCI_PREG_IS_UFS (1<<4) /* Unknown FIS */
134 #define AHCI_PREG_IS_DPS (1<<5) /* Descriptor Processed */
135 #define AHCI_PREG_IS_PCS (1<<6) /* Port Change */
136 #define AHCI_PREG_IS_DMPS (1<<7) /* Device Mechanical Presence */
137 #define AHCI_PREG_IS_PRCS (1<<22) /* PhyRdy Change */
138 #define AHCI_PREG_IS_IPMS (1<<23) /* Incorrect Port Multiplier */
139 #define AHCI_PREG_IS_OFS (1<<24) /* Overflow */
140 #define AHCI_PREG_IS_INFS (1<<26) /* Interface Non-fatal Error */
141 #define AHCI_PREG_IS_IFS (1<<27) /* Interface Fatal Error */
142 #define AHCI_PREG_IS_HBDS (1<<28) /* Host Bus Data Error */
143 #define AHCI_PREG_IS_HBFS (1<<29) /* Host Bus Fatal Error */
144 #define AHCI_PREG_IS_TFES (1<<30) /* Task File Error */
145 #define AHCI_PREG_IS_CPDS (1<<31) /* Cold Presence Detect */
146 #define AHCI_PFMT_IS "\20" "\040CPDS" "\037TFES" "\036HBFS" \
147 "\035HBDS" "\034IFS" "\033INFS" "\031OFS" \
148 "\030IPMS" "\027PRCS" "\010DMPS" "\006DPS" \
149 "\007PCS" "\005UFS" "\004SDBS" "\003DSS" \
150 "\002PSS" "\001DHRS"
151
152 #define AHCI_PREG_IE 0x14 /* Interrupt Enable */
153 #define AHCI_PREG_IE_DHRE (1<<0) /* Device to Host FIS */
154 #define AHCI_PREG_IE_PSE (1<<1) /* PIO Setup FIS */
155 #define AHCI_PREG_IE_DSE (1<<2) /* DMA Setup FIS */
156 #define AHCI_PREG_IE_SDBE (1<<3) /* Set Device Bits FIS */
157 #define AHCI_PREG_IE_UFE (1<<4) /* Unknown FIS */
158 #define AHCI_PREG_IE_DPE (1<<5) /* Descriptor Processed */
159 #define AHCI_PREG_IE_PCE (1<<6) /* Port Change */
160 #define AHCI_PREG_IE_DMPE (1<<7) /* Device Mechanical Presence */
161 #define AHCI_PREG_IE_PRCE (1<<22) /* PhyRdy Change */
162 #define AHCI_PREG_IE_IPME (1<<23) /* Incorrect Port Multiplier */
163 #define AHCI_PREG_IE_OFE (1<<24) /* Overflow */
164 #define AHCI_PREG_IE_INFE (1<<26) /* Interface Non-fatal Error */
165 #define AHCI_PREG_IE_IFE (1<<27) /* Interface Fatal Error */
166 #define AHCI_PREG_IE_HBDE (1<<28) /* Host Bus Data Error */
167 #define AHCI_PREG_IE_HBFE (1<<29) /* Host Bus Fatal Error */
168 #define AHCI_PREG_IE_TFEE (1<<30) /* Task File Error */
169 #define AHCI_PREG_IE_CPDE (1<<31) /* Cold Presence Detect */
170 #define AHCI_PFMT_IE "\20" "\040CPDE" "\037TFEE" "\036HBFE" \
171 "\035HBDE" "\034IFE" "\033INFE" "\031OFE" \
172 "\030IPME" "\027PRCE" "\010DMPE" "\007PCE" \
173 "\006DPE" "\005UFE" "\004SDBE" "\003DSE" \
174 "\002PSE" "\001DHRE"
175
176 /*
177 * NOTE: bits 22, 21, 20, 19, 18, 16, 15, 14, 13, 12:08, 07:05 are always
178 * read-only. Other bits may be read-only when the related feature
179 * is not supported by the HBA.
180 */
181 #define AHCI_PREG_CMD 0x18 /* Command and Status */
182 #define AHCI_PREG_CMD_ST (1<<0) /* Start */
183 #define AHCI_PREG_CMD_SUD (1<<1) /* Spin Up Device */
184 #define AHCI_PREG_CMD_POD (1<<2) /* Power On Device */
185 #define AHCI_PREG_CMD_CLO (1<<3) /* Command List Override */
186 #define AHCI_PREG_CMD_FRE (1<<4) /* FIS Receive Enable */
187 #define AHCI_PREG_CMD_CCS(_r) (((_r) >> 8) & 0x1f) /* Curr CmdSlot# */
188 #define AHCI_PREG_CMD_MPSS (1<<13) /* Mech Presence State */
189 #define AHCI_PREG_CMD_FR (1<<14) /* FIS Receive Running */
190 #define AHCI_PREG_CMD_CR (1<<15) /* Command List Running */
191 #define AHCI_PREG_CMD_CPS (1<<16) /* Cold Presence State */
192 #define AHCI_PREG_CMD_PMA (1<<17) /* Port Multiplier Attached */
193 #define AHCI_PREG_CMD_HPCP (1<<18) /* Hot Plug Capable */
194 #define AHCI_PREG_CMD_MPSP (1<<19) /* Mech Presence Switch */
195 #define AHCI_PREG_CMD_CPD (1<<20) /* Cold Presence Detection */
196 #define AHCI_PREG_CMD_ESP (1<<21) /* External SATA Port */
197 #define AHCI_PREG_CMD_FBSCP (1<<22) /* FIS-based sw capable port */
198 #define AHCI_PREG_CMD_APSTE (1<<23) /* Auto Partial to Slumber */
199 #define AHCI_PREG_CMD_ATAPI (1<<24) /* Device is ATAPI */
200 #define AHCI_PREG_CMD_DLAE (1<<25) /* Drv LED on ATAPI Enable */
201 #define AHCI_PREG_CMD_ALPE (1<<26) /* Aggro Pwr Mgmt Enable */
202 #define AHCI_PREG_CMD_ASP (1<<27) /* Aggro Slumber/Partial */
203 #define AHCI_PREG_CMD_ICC 0xf0000000 /* Interface Comm Ctrl */
204 #define AHCI_PREG_CMD_ICC_SLUMBER 0x60000000
205 #define AHCI_PREG_CMD_ICC_PARTIAL 0x20000000
206 #define AHCI_PREG_CMD_ICC_ACTIVE 0x10000000
207 #define AHCI_PREG_CMD_ICC_IDLE 0x00000000
208 #define AHCI_PFMT_CMD "\020" "\034ASP" "\033ALPE" "\032DLAE" \
209 "\031ATAPI" "\030APSTE" "\027FBSCP" \
210 "\026ESP" "\025CPD" "\024MPSP" \
211 "\023HPCP" "\022PMA" "\021CPS" "\020CR" \
212 "\017FR" "\016MPSS" "\005FRE" "\004CLO" \
213 "\003POD" "\002SUD" "\001ST"
214
215 #define AHCI_PREG_TFD 0x20 /* Task File Data*/
216 #define AHCI_PREG_TFD_STS 0xff
217 #define AHCI_PREG_TFD_STS_ERR (1<<0)
218 #define AHCI_PREG_TFD_STS_DRQ (1<<3)
219 #define AHCI_PREG_TFD_STS_BSY (1<<7)
220 #define AHCI_PREG_TFD_ERR 0xff00
221
222 #define AHCI_PFMT_TFD_STS "\20" "\010BSY" "\004DRQ" "\001ERR"
223 #define AHCI_PREG_SIG 0x24 /* Signature */
224
225 #define AHCI_PREG_SSTS 0x28 /* SATA Status */
226 #define AHCI_PREG_SSTS_DET 0xf /* Device Detection */
227 #define AHCI_PREG_SSTS_DET_NONE 0x0
228 #define AHCI_PREG_SSTS_DET_DEV_NE 0x1
229 #define AHCI_PREG_SSTS_DET_DEV 0x3
230 #define AHCI_PREG_SSTS_DET_PHYOFFLINE 0x4
231 #define AHCI_PREG_SSTS_SPD 0xf0 /* Current Interface Speed */
232 #define AHCI_PREG_SSTS_SPD_NONE 0x00
233 #define AHCI_PREG_SSTS_SPD_GEN1 0x10
234 #define AHCI_PREG_SSTS_SPD_GEN2 0x20
235 #define AHCI_PREG_SSTS_SPD_GEN3 0x30
236 #define AHCI_PREG_SSTS_IPM 0xf00 /* Interface Power Management */
237 #define AHCI_PREG_SSTS_IPM_NONE 0x000
238 #define AHCI_PREG_SSTS_IPM_ACTIVE 0x100
239 #define AHCI_PREG_SSTS_IPM_PARTIAL 0x200
240 #define AHCI_PREG_SSTS_IPM_SLUMBER 0x600
241
242 #define AHCI_PREG_SCTL 0x2c /* SATA Control */
243 #define AHCI_PREG_SCTL_DET 0xf /* Device Detection */
244 #define AHCI_PREG_SCTL_DET_NONE 0x0
245 #define AHCI_PREG_SCTL_DET_INIT 0x1
246 #define AHCI_PREG_SCTL_DET_DISABLE 0x4
247 #define AHCI_PREG_SCTL_SPD 0xf0 /* Speed Allowed */
248 #define AHCI_PREG_SCTL_SPD_ANY 0x00
249 #define AHCI_PREG_SCTL_SPD_GEN1 0x10
250 #define AHCI_PREG_SCTL_SPD_GEN2 0x20
251 #define AHCI_PREG_SCTL_SPD_GEN3 0x30
252 #define AHCI_PREG_SCTL_IPM 0xf00 /* Interface Power Management */
253 #define AHCI_PREG_SCTL_IPM_NONE 0x000
254 #define AHCI_PREG_SCTL_IPM_NOPARTIAL 0x100
255 #define AHCI_PREG_SCTL_IPM_NOSLUMBER 0x200
256 #define AHCI_PREG_SCTL_IPM_DISABLED 0x300
257 #define AHCI_PREG_SCTL_SPM 0xf000 /* Select Power Management */
258 #define AHCI_PREG_SCTL_SPM_NONE 0x0000
259 #define AHCI_PREG_SCTL_SPM_NOPARTIAL 0x1000
260 #define AHCI_PREG_SCTL_SPM_NOSLUMBER 0x2000
261 #define AHCI_PREG_SCTL_SPM_DISABLED 0x3000
262 #define AHCI_PREG_SCTL_PMP 0xf0000 /* Set PM port for xmit FISes */
263 #define AHCI_PREG_SCTL_PMP_SHIFT 16
264
265 #define AHCI_PREG_SERR 0x30 /* SATA Error */
266 #define AHCI_PREG_SERR_ERR_I (1<<0) /* Recovered Data Integrity */
267 #define AHCI_PREG_SERR_ERR_M (1<<1) /* Recovered Communications */
268 #define AHCI_PREG_SERR_ERR_T (1<<8) /* Transient Data Integrity */
269 #define AHCI_PREG_SERR_ERR_C (1<<9) /* Persistent Comm/Data */
270 #define AHCI_PREG_SERR_ERR_P (1<<10) /* Protocol */
271 #define AHCI_PREG_SERR_ERR_E (1<<11) /* Internal */
272 #define AHCI_PREG_SERR_DIAG_N (1<<16) /* PhyRdy Change */
273 #define AHCI_PREG_SERR_DIAG_I (1<<17) /* Phy Internal Error */
274 #define AHCI_PREG_SERR_DIAG_W (1<<18) /* Comm Wake */
275 #define AHCI_PREG_SERR_DIAG_B (1<<19) /* 10B to 8B Decode Error */
276 #define AHCI_PREG_SERR_DIAG_D (1<<20) /* Disparity Error */
277 #define AHCI_PREG_SERR_DIAG_C (1<<21) /* CRC Error */
278 #define AHCI_PREG_SERR_DIAG_H (1<<22) /* Handshake Error */
279 #define AHCI_PREG_SERR_DIAG_S (1<<23) /* Link Sequence Error */
280 #define AHCI_PREG_SERR_DIAG_T (1<<24) /* Transport State Trans Err */
281 #define AHCI_PREG_SERR_DIAG_F (1<<25) /* Unknown FIS Type */
282 #define AHCI_PREG_SERR_DIAG_X (1<<26) /* Exchanged */
283
284 #define AHCI_PFMT_SERR "\020" \
285 "\033DIAG.X" "\032DIAG.F" "\031DIAG.T" "\030DIAG.S" \
286 "\027DIAG.H" "\026DIAG.C" "\025DIAG.D" "\024DIAG.B" \
287 "\023DIAG.W" "\022DIAG.I" "\021DIAG.N" \
288 "\014ERR.E" "\013ERR.P" "\012ERR.C" "\011ERR.T" \
289 "\002ERR.M" "\001ERR.I"
290
291 #define AHCI_PREG_SACT 0x34 /* SATA Active */
292 #define AHCI_PREG_CI 0x38 /* Command Issue */
293 #define AHCI_PREG_CI_ALL_SLOTS 0xffffffff
294 #define AHCI_PREG_SNTF 0x3c /* SNotification */
295
296 /*
297 * EN - Enable FIS based switch, can only be changed when ST is clear
298 *
299 * DEC - Device Error Clear, state machine. Set to 1 by software only
300 * for the EN+SDE case, then poll until hardware sets it back to 0.
301 * Writing 0 has no effect.
302 *
303 * SDE - Set by hardware indicating a single device error occurred. If
304 * not set and an error occurred then the error was whole-port.
305 *
306 * DEV - Set by software to the PM target of the next command to issue
307 * via the PREG_CI registers. Software should not issue multiple
308 * commands covering different targets in a single write. This
309 * basically causes writes to PREG_CI to index within the hardware.
310 *
311 * ADO - (read only) Indicate how many concurrent devices commands may
312 * be issued to at once. Degredation may occur if commands are
313 * issued to more devices but the case is allowed.
314 *
315 * DWE - (read only) Only valid on SDE errors. Hardware indicates which
316 * PM target generated the error in this field.
317 *
318 */
319 #define AHCI_PREG_FBS 0x40 /* FIS-Based Switching Control */
320 #define AHCI_PREG_FBS_EN (1<<0) /* FIS-Based switching enable */
321 #define AHCI_PREG_FBS_DEC (1<<1) /* Device Error Clear */
322 #define AHCI_PREG_FBS_SDE (1<<2) /* Single-device Error */
323 #define AHCI_PREG_FBS_DEV 0x00000F00 /* Device to Issue mask */
324 #define AHCI_PREG_FBS_ADO 0x0000F000 /* Active Dev Optimize */
325 #define AHCI_PREG_FBS_DWE 0x000F0000 /* Device With Error */
326 #define AHCI_PREG_FBS_DEV_SHIFT 8
327 #define AHCI_PREG_FBS_ADO_SHIFT 12
328 #define AHCI_PREG_FBS_DWE_SHIFT 16
329
330 /*
331 * AHCI mapped structures
332 */
333 struct ahci_cmd_hdr {
334 u_int16_t flags;
335 #define AHCI_CMD_LIST_FLAG_CFL 0x001f /* Command FIS Length */
336 #define AHCI_CMD_LIST_FLAG_A (1<<5) /* ATAPI */
337 #define AHCI_CMD_LIST_FLAG_W (1<<6) /* Write */
338 #define AHCI_CMD_LIST_FLAG_P (1<<7) /* Prefetchable */
339 #define AHCI_CMD_LIST_FLAG_R (1<<8) /* Reset */
340 #define AHCI_CMD_LIST_FLAG_B (1<<9) /* BIST */
341 #define AHCI_CMD_LIST_FLAG_C (1<<10) /* Clear Busy upon R_OK */
342 #define AHCI_CMD_LIST_FLAG_PMP 0xf000 /* Port Multiplier Port */
343 #define AHCI_CMD_LIST_FLAG_PMP_SHIFT 12
344 u_int16_t prdtl; /* sgl len */
345
346 u_int32_t prdbc; /* transferred byte count */
347
348 u_int32_t ctba_lo;
349 u_int32_t ctba_hi;
350
351 u_int32_t reserved[4];
352 } __packed;
353
354 struct ahci_rfis {
355 u_int8_t dsfis[28];
356 u_int8_t reserved1[4];
357 u_int8_t psfis[24];
358 u_int8_t reserved2[8];
359 u_int8_t rfis[24];
360 u_int8_t reserved3[4];
361 u_int8_t sdbfis[4];
362 u_int8_t ufis[64];
363 u_int8_t reserved4[96];
364 } __packed;
365
366 struct ahci_prdt {
367 u_int32_t dba_lo;
368 u_int32_t dba_hi;
369 u_int32_t reserved;
370 u_int32_t flags;
371 #define AHCI_PRDT_FLAG_INTR (1<<31) /* interrupt on completion */
372 } __packed;
373
374 /*
375 * The base command table structure is 128 bytes. Each prdt is 16 bytes.
376 * We need to accomodate a 2MB maximum I/O transfer size, which is at least
377 * 512 entries, plus one for page slop.
378 *
379 * Making the ahci_cmd_table 16384 bytes (a reasonable power of 2)
380 * thus requires MAX_PRDT to be set to 1016.
381 */
382 #define AHCI_MAX_PRDT 1016
383 #define AHCI_MAX_PMPORTS 16
384
385 #define AHCI_MAXPHYS (2 * 1024 * 1024) /* 2MB */
386 #if AHCI_MAXPHYS / PAGE_SIZE + 1 > AHCI_MAX_PRDT
387 #error "AHCI_MAX_PRDT is not big enough"
388 #endif
389
390 struct ahci_cmd_table {
391 u_int8_t cfis[64]; /* Command FIS */
392 u_int8_t acmd[16]; /* ATAPI Command */
393 u_int8_t reserved[48];
394
395 struct ahci_prdt prdt[AHCI_MAX_PRDT];
396 } __packed;
397
398 #define AHCI_MAX_PORTS 32
399
400 struct ahci_dmamem {
401 bus_dma_tag_t adm_tag;
402 bus_dmamap_t adm_map;
403 bus_dma_segment_t adm_seg;
404 bus_addr_t adm_busaddr;
405 caddr_t adm_kva;
406 };
407 #define AHCI_DMA_MAP(_adm) ((_adm)->adm_map)
408 #define AHCI_DMA_DVA(_adm) ((_adm)->adm_busaddr)
409 #define AHCI_DMA_KVA(_adm) ((void *)(_adm)->adm_kva)
410
411 struct ahci_softc;
412 struct ahci_port;
413 struct ahci_device;
414
415 struct ahci_ccb {
416 /* ATA xfer associated with this CCB. Must be 1st struct member. */
417 struct ata_xfer ccb_xa;
418 struct callout ccb_timeout;
419
420 int ccb_slot;
421 struct ahci_port *ccb_port;
422
423 bus_dmamap_t ccb_dmamap;
424 struct ahci_cmd_hdr *ccb_cmd_hdr;
425 struct ahci_cmd_table *ccb_cmd_table;
426
427 void (*ccb_done)(struct ahci_ccb *);
428
429 TAILQ_ENTRY(ahci_ccb) ccb_entry;
430 };
431
432 struct ahci_port {
433 OOP_Object *ap_Object;
434 struct ahci_softc *ap_sc;
435 bus_space_handle_t ap_ioh;
436
437 int ap_num;
438 int ap_pmcount;
439 int ap_flags;
440 #define AP_F_BUS_REGISTERED 0x0001
441 #define AP_F_CAM_ATTACHED 0x0002
442 #define AP_F_IN_RESET 0x0004
443 #define AP_F_SCAN_RUNNING 0x0008
444 #define AP_F_SCAN_REQUESTED 0x0010
445 #define AP_F_SCAN_COMPLETED 0x0020
446 #define AP_F_IGNORE_IFS 0x0040
447 #define AP_F_IFS_IGNORED 0x0080
448 #define AP_F_UNUSED_0100 0x0100
449 #define AP_F_EXCLUSIVE_ACCESS 0x0200
450 #define AP_F_ERR_CCB_RESERVED 0x0400
451 #define AP_F_HARSH_REINIT 0x0800
452 int ap_signal; /* os per-port thread sig */
453 thread_t ap_thread; /* os per-port thread */
454 struct lock ap_lock; /* os per-port lock */
455 struct lock ap_sim_lock; /* cam sim lock */
456 struct lock ap_sig_lock; /* signal thread */
457 #define AP_SIGF_INIT 0x0001
458 #define AP_SIGF_TIMEOUT 0x0002
459 #define AP_SIGF_PORTINT 0x0004
460 #define AP_SIGF_THREAD_SYNC 0x0008
461 #define AP_SIGF_STOP 0x8000
462 struct cam_sim *ap_sim;
463
464 struct ahci_rfis *ap_rfis;
465 struct ahci_dmamem *ap_dmamem_rfis;
466
467 struct ahci_dmamem *ap_dmamem_cmd_list;
468 struct ahci_dmamem *ap_dmamem_cmd_table;
469
470 u_int32_t ap_active; /* active CI command bmask */
471 u_int32_t ap_active_cnt; /* active CI command count */
472 u_int32_t ap_sactive; /* active SACT command bmask */
473 u_int32_t ap_expired; /* deferred expired bmask */
474 u_int32_t ap_intmask; /* interrupts we care about */
475 struct ahci_ccb *ap_ccbs;
476 struct ahci_ccb *ap_err_ccb; /* always CCB SLOT 1 */
477 int ap_run_flags; /* used to check excl mode */
478
479 TAILQ_HEAD(, ahci_ccb) ap_ccb_free;
480 TAILQ_HEAD(, ahci_ccb) ap_ccb_pending;
481 struct lock ap_ccb_lock;
482
483 int ap_type; /* ATA_PORT_T_xxx */
484 int ap_probe; /* ATA_PROBE_xxx */
485 struct ata_port *ap_ata[AHCI_MAX_PMPORTS];
486
487 u_int32_t ap_state;
488 #define AP_S_NORMAL 0
489 #define AP_S_FATAL_ERROR 1
490
491 /* For error recovery. */
492 u_int32_t ap_err_saved_sactive;
493 u_int32_t ap_err_saved_active;
494 u_int32_t ap_err_saved_active_cnt;
495
496 u_int8_t *ap_err_scratch;
497
498 int link_pwr_mgmt;
499
500 struct sysctl_ctx_list sysctl_ctx;
501 struct sysctl_oid *sysctl_tree;
502
503 char ap_name[20];
504 };
505
506 #define PORTNAME(_ap) ((_ap)->ap_name)
507 #define ATANAME(_ap, _at) ((_at) ? (_at)->at_name : (_ap)->ap_name)
508
509 struct ahci_softc {
510 device_t sc_dev;
511 const struct ahci_device *sc_ad; /* special casing */
512
513 struct resource *sc_irq; /* bus resources */
514 struct resource *sc_regs; /* bus resources */
515 bus_space_tag_t sc_iot; /* split from sc_regs */
516 bus_space_handle_t sc_ioh; /* split from sc_regs */
517
518 int sc_rid_irq; /* saved bus RIDs */
519 int sc_rid_regs;
520 u_int32_t sc_cap; /* capabilities */
521 u_int32_t sc_cap2; /* capabilities */
522 u_int32_t sc_vers; /* AHCI version */
523 int sc_numports;
524 u_int32_t sc_portmask;
525
526 void *sc_irq_handle; /* installed irq vector */
527
528 bus_dma_tag_t sc_tag_rfis; /* bus DMA tags */
529 bus_dma_tag_t sc_tag_cmdh;
530 bus_dma_tag_t sc_tag_cmdt;
531 bus_dma_tag_t sc_tag_data;
532
533 int sc_flags;
534 #define AHCI_F_NO_NCQ 0x00000001
535 #define AHCI_F_IGN_FR 0x00000002
536 #define AHCI_F_INT_GOOD 0x00000004
537 #define AHCI_F_FORCE_FBSS 0x00000008
538 #define AHCI_F_NO_PM 0x00000010
539
540 u_int sc_ncmds;
541
542 struct ahci_port *sc_ports[AHCI_MAX_PORTS];
543
544 #ifdef AHCI_COALESCE
545 u_int32_t sc_ccc_mask;
546 u_int32_t sc_ccc_ports;
547 u_int32_t sc_ccc_ports_cur;
548 #endif
549
550 struct sysctl_ctx_list sysctl_ctx;
551 struct sysctl_oid *sysctl_tree;
552 };
553 #define DEVNAME(_s) "ahci.device"
554
555 struct ahci_device {
556 pci_vendor_id_t ad_vendor;
557 pci_product_id_t ad_product;
558 int (*ad_attach)(device_t dev);
559 int (*ad_detach)(device_t dev);
560 char *name;
561 };
562
563 /* Wait for all bits in _b to be cleared */
564 #define ahci_pwait_clr(_ap, _r, _b) \
565 ahci_pwait_eq((_ap), AHCI_PWAIT_TIMEOUT, (_r), (_b), 0)
566 #define ahci_pwait_clr_to(_ap, _to, _r, _b) \
567 ahci_pwait_eq((_ap), _to, (_r), (_b), 0)
568
569 /* Wait for all bits in _b to be set */
570 #define ahci_pwait_set(_ap, _r, _b) \
571 ahci_pwait_eq((_ap), AHCI_PWAIT_TIMEOUT, (_r), (_b), (_b))
572 #define ahci_pwait_set_to(_ap, _to, _r, _b) \
573 ahci_pwait_eq((_ap), _to, (_r), (_b), (_b))
574
575 #define AHCI_PWAIT_TIMEOUT 1000
576
577 const struct ahci_device *ahci_lookup_device(device_t dev);
578 int ahci_init(struct ahci_softc *);
579 int ahci_port_init(struct ahci_port *ap);
580 int ahci_port_alloc(struct ahci_softc *, u_int);
581 void ahci_port_state_machine(struct ahci_port *ap, int initial);
582 void ahci_port_free(struct ahci_softc *, u_int);
583 int ahci_port_reset(struct ahci_port *, struct ata_port *at, int);
584 void ahci_port_link_pwr_mgmt(struct ahci_port *, int link_pwr_mgmt);
585 int ahci_port_link_pwr_state(struct ahci_port *);
586
587 u_int32_t ahci_read(struct ahci_softc *, bus_size_t);
588 void ahci_write(struct ahci_softc *, bus_size_t, u_int32_t);
589 int ahci_wait_ne(struct ahci_softc *, bus_size_t, u_int32_t, u_int32_t);
590 u_int32_t ahci_pread(struct ahci_port *, bus_size_t);
591 void ahci_pwrite(struct ahci_port *, bus_size_t, u_int32_t);
592 int ahci_pwait_eq(struct ahci_port *, int, bus_size_t,
593 u_int32_t, u_int32_t);
594 void ahci_intr(void *);
595 void ahci_port_intr(struct ahci_port *ap, int blockable);
596
597 int ahci_port_start(struct ahci_port *ap);
598 int ahci_port_stop(struct ahci_port *ap, int stop_fis_rx);
599 int ahci_port_clo(struct ahci_port *ap);
600 void ahci_flush_tfd(struct ahci_port *ap);
601 int ahci_set_feature(struct ahci_port *ap, struct ata_port *atx,
602 int feature, int enable);
603
604 int ahci_cam_attach(struct ahci_port *ap);
605 void ahci_cam_changed(struct ahci_port *ap, struct ata_port *at, int found);
606 void ahci_cam_detach(struct ahci_port *ap);
607 int ahci_cam_probe(struct ahci_port *ap, struct ata_port *at);
608
609 struct ata_xfer *ahci_ata_get_xfer(struct ahci_port *ap, struct ata_port *at);
610 void ahci_ata_put_xfer(struct ata_xfer *xa);
611 int ahci_ata_cmd(struct ata_xfer *xa);
612
613 int ahci_pm_port_probe(struct ahci_port *ap, int);
614 int ahci_pm_port_init(struct ahci_port *ap, struct ata_port *at);
615 int ahci_pm_identify(struct ahci_port *ap);
616 int ahci_pm_hardreset(struct ahci_port *ap, int target, int hard);
617 int ahci_pm_softreset(struct ahci_port *ap, int target);
618 int ahci_pm_phy_status(struct ahci_port *ap, int target, u_int32_t *datap);
619 int ahci_pm_read(struct ahci_port *ap, int target,
620 int which, u_int32_t *res);
621 int ahci_pm_write(struct ahci_port *ap, int target,
622 int which, u_int32_t data);
623 void ahci_pm_check_good(struct ahci_port *ap, int target);
624 void ahci_ata_cmd_timeout(struct ahci_ccb *ccb);
625 void ahci_quick_timeout(struct ahci_ccb *ccb);
626 struct ahci_ccb *ahci_get_ccb(struct ahci_port *ap);
627 void ahci_put_ccb(struct ahci_ccb *ccb);
628 struct ahci_ccb *ahci_get_err_ccb(struct ahci_port *);
629 void ahci_put_err_ccb(struct ahci_ccb *);
630 int ahci_poll(struct ahci_ccb *ccb, int timeout,
631 void (*timeout_fn)(struct ahci_ccb *));
632
633 int ahci_port_signature_detect(struct ahci_port *ap, struct ata_port *at);
634 void ahci_port_thread_core(struct ahci_port *ap, int mask);
635
636 void ahci_os_sleep(int ms);
637 void ahci_os_hardsleep(int us);
638 int ahci_os_softsleep(void);
639 void ahci_os_start_port(struct ahci_port *ap);
640 void ahci_os_stop_port(struct ahci_port *ap);
641 void ahci_os_signal_port_thread(struct ahci_port *ap, int mask);
642 void ahci_os_lock_port(struct ahci_port *ap);
643 int ahci_os_lock_port_nb(struct ahci_port *ap);
644 void ahci_os_unlock_port(struct ahci_port *ap);
645
646 extern u_int32_t AhciForceGen;
647 extern u_int32_t AhciNoFeatures;
648
649 enum {AHCI_LINK_PWR_MGMT_NONE, AHCI_LINK_PWR_MGMT_MEDIUM,
650 AHCI_LINK_PWR_MGMT_AGGR};
Mirror of AROS' svn.