1 * $NetBSD: FPSP.sa,v 1.2 1994/10/26 07:48:33 cgd Exp $
3 * MOTOROLA MICROPROCESSOR & MEMORY TECHNOLOGY GROUP
4 * M68000 Hi-Performance Microprocessor Division
5 * M68040 Software Package
7 * M68040 Software Package Copyright (c) 1993, 1994 Motorola Inc.
10 * THE SOFTWARE is provided on an "AS IS" basis and without warranty.
11 * To the maximum extent permitted by applicable law,
12 * MOTOROLA DISCLAIMS ALL WARRANTIES WHETHER EXPRESS OR IMPLIED,
13 * INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A
14 * PARTICULAR PURPOSE and any warranty against infringement with
15 * regard to the SOFTWARE (INCLUDING ANY MODIFIED VERSIONS THEREOF)
16 * and any accompanying written materials.
18 * To the maximum extent permitted by applicable law,
19 * IN NO EVENT SHALL MOTOROLA BE LIABLE FOR ANY DAMAGES WHATSOEVER
20 * (INCLUDING WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS
21 * PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR
22 * OTHER PECUNIARY LOSS) ARISING OF THE USE OR INABILITY TO USE THE
23 * SOFTWARE. Motorola assumes no responsibility for the maintenance
24 * and support of the SOFTWARE.
26 * You are hereby granted a copyright license to use, modify, and
27 * distribute the SOFTWARE so long as this entire notice is retained
28 * without alteration in any modified and/or redistributed versions,
29 * and that such modified versions are clearly identified as such.
30 * No licenses are granted by implication, estoppel or otherwise
31 * under any patents or trademarks of Motorola, Inc.
34 * FPSP.sa 3.1 12/10/90
36 * Init file for testing FPSP software package.
38 * Takes over the exception vectors that the FPSP handles.
41 FPSP IDNT 2,1 Motorola 040 Floating Point Software Package
43 CODE_ST equ $10000 ;address of test code start
56 xref bsun,inex,dz,unfl
61 * Load vector table with addresses of FPSP routines and
62 * branch to CODE_ST, start address of test code.
67 move.l #fline,FLINE_VEC(a0)
68 move.l #bsun,BSUN_VEC(a0)
69 move.l #inex,INEX2_VEC(a0)
71 move.l #unfl,UNFL_VEC(a0)
72 move.l #operr,OPERR_VEC(a0)
73 move.l #ovfl,OVFL_VEC(a0)
74 move.l #snan,SNAN_VEC(a0)
75 move.l #unsupp,UNSUP_VEC(a0)