?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
x86-64: hack the ABI of cg_upcall_ipret_copy_variable_to_pointer
[ajla.git] / arithm-r.h
blobdb284732f65deec569530eb06a207781b78d08b1
1 /*
2 * Copyright (C) 2024 Mikulas Patocka
3 *
4 * This file is part of Ajla.
5 *
6 * Ajla is free software: you can redistribute it and/or modify it under the
7 * terms of the GNU General Public License as published by the Free Software
8 * Foundation, either version 3 of the License, or (at your option) any later
9 * version.
10 *
11 * Ajla is distributed in the hope that it will be useful, but WITHOUT ANY
12 * WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
13 * A PARTICULAR PURPOSE. See the GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License along with
16 * Ajla. If not, see <https://www.gnu.org/licenses/>.
17 */
18
19 #ifndef AJLA_ARITHM_R_H
20 #define AJLA_ARITHM_R_H
21
22 #include "asm.h"
23 #include "arithm-b.h"
24
25 #define sse_one_param(x) stringify(x)
26 #define avx_two_params(x) stringify(x)", "stringify(x)
27
28 #define gen_sse_binary(fn, type, v, instr, s, p) \
29 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, type *res)\
30 { \
31 __asm__ (" \n\
32 "v"movs"#s" %1, %%xmm0 \n\
33 "v""#instr"s"#s" %2, "p(%%xmm0)" \n\
34 "v"movs"#s" %%xmm0, %0 \n\
35 " : "=m"(*res) : "m"(*op1), "m"(*op2) X86_ASM_XMM0_CLOB); \
36 return true; \
37 }
38
39 #ifdef INLINE_ASM_GCC_LABELS
40 #define gen_sse_logical(fn, type, v, instr, s) \
41 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
42 { \
43 if (sizeof(ajla_flat_option_t) != 1) \
44 *res = 0; \
45 __asm__ goto (" \n\
46 "v"movs"#s" %1, %%xmm0 \n\
47 "v"ucomis"#s" %2, %%xmm0 \n\
48 jp %l[unordered] \n\
49 "#instr" %0 \n\
50 " : : "m"(*res), "m"(*op1), "m"(*op2) : "memory", "cc" X86_ASM_XMM0_CLOBC : unordered);\
51 return true; \
52 unordered: \
53 return false; \
54 }
55 #else
56 #define gen_sse_logical(fn, type, v, instr, s) \
57 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
58 { \
59 unsigned char unordered, r; \
60 __asm__ (" \n\
61 "v"movs"#s" %2, %%xmm0 \n\
62 "v"ucomis"#s" %3, %%xmm0 \n\
63 setp %1 \n\
64 "#instr" %0 \n\
65 " : "=r"(r), "=r"(unordered) : "m"(*op1), "m"(*op2) : "cc" X86_ASM_XMM0_CLOBC);\
66 if (unlikely(unordered)) \
67 return false; \
68 *res = r; \
69 return true; \
70 }
71 #endif
72
73 #define gen_sse_neg(fn, type, v, s, p) \
74 static ipret_inline void attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, type *res)\
75 { \
76 static const type x = -0.0; \
77 __asm__ (" \
78 "v"movs"#s" %1, %%xmm0 \n\
79 "v"movs"#s" %2, %%xmm1 \n\
80 "v"xorp"#s" %%xmm1, "p(%%xmm0)" \n\
81 "v"movs"#s" %%xmm0, %0 \n\
82 " : "=m"(*res) : "m"(*op1), "m"(x) X86_ASM_XMM0_CLOB X86_ASM_XMM1_CLOBC);\
83 }
84
85 #define gen_sse_sqrt(fn, type, v, s, p) \
86 static ipret_inline void attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, type *res)\
87 { \
88 __asm__ (" \
89 "v"movs"#s" %1, %%xmm0 \n\
90 "v"sqrts"#s" %%xmm0, "p(%%xmm0)" \n\
91 "v"movs"#s" %%xmm0, %0 \n\
92 " : "=m"(*res) : "m"(*op1) X86_ASM_XMM0_CLOB X86_ASM_XMM1_CLOBC);\
93 }
94
95 #define gen_sse_to_int(fn, type, v, s) \
96 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, int_default_t *res)\
97 { \
98 int_default_t r; \
99 __asm__ (" \n\
100 "v"cvtts"#s"2si %1, %0 \n\
101 " : "=r"(r) : "m"(*op1)); \
102 if (unlikely(r == sign_bit(int_default_t))) \
103 return false; \
104 *res = r; \
105 return true; \
106 }
107
108 #define gen_sse_from_int(fn, type, v, s, z, p) \
109 static ipret_inline void attr_unused cat4(REAL_unary_,fn,_,type)(const int_default_t *op1, type *res)\
110 { \
111 __asm__ (" \n\
112 "v"cvtsi2s"#s""#z" %1, "p(%%xmm0)" \n\
113 "v"movs"#s" %%xmm0, %0 \n\
114 " : "=m"(*res) : "rm"(*op1) X86_ASM_XMM0_CLOB); \
115 }
116
117 #define gen_sse_is_exception(fn, type, v, s) \
118 static ipret_inline void attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, ajla_flat_option_t *res)\
119 { \
120 if (sizeof(ajla_flat_option_t) != 1) \
121 *res = 0; \
122 __asm__ (" \
123 "v"movs"#s" %1, %%xmm0 \n\
124 "v"ucomis"#s" %%xmm0, %%xmm0 \n\
125 setp %0 \n\
126 " : "=m"(*res) : "m"(*op1) : "cc" X86_ASM_XMM0_CLOBC); \
127 }
128
129 #define gen_f16c_binary(fn, type, instr) \
130 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, type *res)\
131 { \
132 __asm__ (" \n\
133 vpinsrw $0, %1, %%xmm7, %%xmm0 \n\
134 vpinsrw $0, %2, %%xmm7, %%xmm1 \n\
135 vcvtph2ps %%xmm0, %%xmm0 \n\
136 vcvtph2ps %%xmm1, %%xmm1 \n\
137 v"#instr"ss %%xmm1, %%xmm0, %%xmm0 \n\
138 vcvtps2ph $4, %%xmm0, %%xmm0 \n\
139 vpextrw $0, %%xmm0, %0 \n\
140 " : "=m"(*res) : "m"(*op1), "m"(*op2) X86_ASM_XMM0_CLOB X86_ASM_XMM1_CLOBC);\
141 return true; \
142 }
143
144 #ifdef INLINE_ASM_GCC_LABELS
145 #define gen_f16c_logical(fn, type, instr) \
146 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
147 { \
148 if (sizeof(ajla_flat_option_t) != 1) \
149 *res = 0; \
150 __asm__ goto (" \n\
151 vpinsrw $0, %1, %%xmm7, %%xmm0 \n\
152 vpinsrw $0, %2, %%xmm7, %%xmm1 \n\
153 vcvtph2ps %%xmm0, %%xmm0 \n\
154 vcvtph2ps %%xmm1, %%xmm1 \n\
155 vucomiss %%xmm1, %%xmm0 \n\
156 jp %l[unordered] \n\
157 "#instr" %0 \n\
158 " : : "m"(*res), "m"(*op1), "m"(*op2) : "memory", "cc" X86_ASM_XMM0_CLOBC X86_ASM_XMM1_CLOBC : unordered);\
159 return true; \
160 unordered: \
161 return false; \
162 }
163 #else
164 #define gen_f16c_logical(fn, type, instr) \
165 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
166 { \
167 unsigned char unordered, r; \
168 __asm__ (" \n\
169 vpinsrw $0, %2, %%xmm7, %%xmm0 \n\
170 vpinsrw $0, %3, %%xmm7, %%xmm1 \n\
171 vcvtph2ps %%xmm0, %%xmm0 \n\
172 vcvtph2ps %%xmm1, %%xmm1 \n\
173 vucomiss %%xmm1, %%xmm0 \n\
174 setp %1 \n\
175 "#instr" %0 \n\
176 " : "=r"(r), "=r"(unordered) : "m"(*op1), "m"(*op2) : "cc" X86_ASM_XMM0_CLOBC);\
177 if (unlikely(unordered)) \
178 return false; \
179 *res = r; \
180 return true; \
181 }
182 #endif
183
184 #define gen_f16c_to_int(fn, type) \
185 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, int_default_t *res)\
186 { \
187 int_default_t r; \
188 __asm__ (" \n\
189 vpinsrw $0, %1, %%xmm7, %%xmm0 \n\
190 vcvtph2ps %%xmm0, %%xmm0 \n\
191 vcvttss2si %%xmm0, %0 \n\
192 " : "=r"(r) : "m"(*op1) X86_ASM_XMM0_CLOB); \
193 if (unlikely(r == sign_bit(int_default_t))) \
194 return false; \
195 *res = r; \
196 return true; \
197 }
198
199 #define gen_f16c_from_int(fn, type, z) \
200 static ipret_inline void attr_unused cat4(REAL_unary_,fn,_,type)(const int_default_t *op1, type *res)\
201 { \
202 __asm__ (" \n\
203 vcvtsi2ss"#z" %1, %%xmm7, %%xmm0 \n\
204 vcvtps2ph $4, %%xmm0, %%xmm0 \n\
205 vpextrw $0, %%xmm0, %0 \n\
206 " : "=m"(*res) : "rm"(*op1) X86_ASM_XMM0_CLOB); \
207 }
208
209 #define gen_vfp_binary(fn, type, op, f, s) \
210 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, type *res)\
211 { \
212 __asm__ (ARM_ASM_PREFIX " \n\
213 vldr "s"0, [ %1 ] \n\
214 vldr "s"1, [ %2 ] \n\
215 "op"."f" "s"0, "s"0, "s"1 \n\
216 vstr "s"0, [ %0 ] \n\
217 " :: "r"(res), "r"(op1), "r"(op2) : s"0", s"1", "memory"); \
218 return true; \
219 }
220
221 #define gen_vfp_unary(fn, type, op, f, s) \
222 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, type *res)\
223 { \
224 __asm__ (ARM_ASM_PREFIX " \n\
225 vldr "s"0, [ %1 ] \n\
226 "op"."f" "s"0, "s"0 \n\
227 vstr "s"0, [ %0 ] \n\
228 " :: "r"(res), "r"(op1) : s"0", "memory"); \
229 return true; \
230 }
231
232 #ifdef INLINE_ASM_GCC_LABELS
233 #define gen_vfp_logical(fn, type, cond, f, s) \
234 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
235 { \
236 __asm__ goto (ARM_ASM_PREFIX " \n\
237 vldr "s"0, [ %1 ] \n\
238 vldr "s"1, [ %2 ] \n\
239 mov r0, #0 \n\
240 vcmp."f" "s"0, "s"1 \n\
241 vmrs APSR_nzcv, fpscr \n\
242 bvs %l[unordered] \n\
243 it "#cond" \n\
244 mov"#cond" r0, #1 \n\
245 strb r0, [ %0 ] \n\
246 " : : "r"(res), "r"(op1), "r"(op2) : s"0", s"1", "r0", "memory", "cc" : unordered);\
247 return true; \
248 unordered: \
249 return false; \
250 }
251 #define gen_vfp_to_int(fn, type, f, s) \
252 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, int_default_t *res)\
253 { \
254 __asm__ goto (ARM_ASM_PREFIX " \n\
255 vldr "s"0, [ %1 ] \n\
256 vcmp."f" "s"0, "s"0 \n\
257 vmrs APSR_nzcv, fpscr \n\
258 bvs %l[unordered] \n\
259 vcvt.s32."f" s1, "s"0 \n\
260 vmov r0, s1 \n\
261 add r0, r0, #0x80000000 \n\
262 add r0, r0, #0x00000001 \n\
263 cmp r0, #1 \n\
264 bls %l[unordered] \n\
265 vstr s1, [ %0 ] \n\
266 " : : "r"(res), "r"(op1) : s"0", s"1", "r0", "memory", "cc" : unordered);\
267 return true; \
268 unordered: \
269 return false; \
270 }
271 #else
272 #define gen_vfp_logical(fn, type, cond, f, s) \
273 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
274 { \
275 unsigned unordered, r; \
276 __asm__ (ARM_ASM_PREFIX " \n\
277 vldr "s"0, [ %2 ] \n\
278 vldr "s"1, [ %3 ] \n\
279 mov %0, #0 \n\
280 mov %1, #0 \n\
281 vcmp."f" "s"0, "s"1 \n\
282 vmrs APSR_nzcv, fpscr \n\
283 it vs \n\
284 movvs %0, #1 \n\
285 it "#cond" \n\
286 mov"#cond" %1, #1 \n\
287 " : "=r"(unordered), "=r"(r) : "r"(op1), "r"(op2) : s"0", s"1", "r0", "memory", "cc");\
288 if (unlikely(unordered)) \
289 return false; \
290 *res = r; \
291 return true; \
292 }
293 #define gen_vfp_to_int(fn, type, f, s) \
294 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, int_default_t *res)\
295 { \
296 unsigned unordered; \
297 int_default_t r; \
298 __asm__ (ARM_ASM_PREFIX " \n\
299 vldr "s"0, [ %2 ] \n\
300 mov %0, #0 \n\
301 vcmp."f" "s"0, "s"0 \n\
302 vmrs APSR_nzcv, fpscr \n\
303 it vs \n\
304 movvs %0, #1 \n\
305 vcvt.s32."f" s0, "s"0 \n\
306 vmov %1, s0 \n\
307 " : "=r"(unordered), "=r"(r) : "r"(op1) : s"0", s"1", "r0", "memory", "cc");\
308 if (unlikely(unordered) || (unlikely((unsigned)r + 0x80000001U < 1)))\
309 return false; \
310 *res = r; \
311 return true; \
312 }
313 #endif
314
315 #define gen_vfp_from_int(fn, type, f, s) \
316 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const int_default_t *op1, type *res)\
317 { \
318 __asm__ (" \n\
319 vldr s0, [ %1 ] \n\
320 vcvt."f".s32 "s"0, s0 \n\
321 vstr "s"0, [ %0 ] \n\
322 " : : "r"(res), "r"(op1) : "d0", "memory"); \
323 return true; \
324 }
325
326 #define gen_vfp_is_exception(fn, type, f, s) \
327 static ipret_inline void attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, ajla_flat_option_t *res)\
328 { \
329 unsigned unordered; \
330 __asm__ (ARM_ASM_PREFIX " \n\
331 vldr "s"0, [ %1 ] \n\
332 mov %0, #0 \n\
333 vcmp."f" "s"0, "s"0 \n\
334 vmrs APSR_nzcv, fpscr \n\
335 it vs \n\
336 movvs %0, #1 \n\
337 " : "=r"(unordered) : "r"(op1) : s"0", s"1", "cc"); \
338 *res = unordered; \
339 }
340
341 #define gen_vfp_half_binary(fn, type, op) \
342 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, type *res)\
343 { \
344 __asm__ (ARM_ASM_PREFIX " \n\
345 vld1.16 d0[0], [ %1 ] \n\
346 vld1.16 d0[2], [ %2 ] \n\
347 vcvtb.f32.f16 s0, s0 \n\
348 vcvtb.f32.f16 s1, s1 \n\
349 "op".f32 s0, s0, s1 \n\
350 vcvtb.f16.f32 s0, s0 \n\
351 vst1.16 d0[0], [ %0 ] \n\
352 " :: "r"(res), "r"(op1), "r"(op2) : "d0", "memory"); \
353 return true; \
354 }
355
356 #ifdef INLINE_ASM_GCC_LABELS
357 #define gen_vfp_half_logical(fn, type, cond) \
358 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
359 { \
360 __asm__ goto (ARM_ASM_PREFIX " \n\
361 vld1.16 d0[0], [ %1 ] \n\
362 vld1.16 d0[2], [ %2 ] \n\
363 mov r0, #0 \n\
364 vcvtb.f32.f16 s0, s0 \n\
365 vcvtb.f32.f16 s1, s1 \n\
366 vcmp.f32 s0, s1 \n\
367 vmrs APSR_nzcv, fpscr \n\
368 bvs %l[unordered] \n\
369 it "#cond" \n\
370 mov"#cond" r0, #1 \n\
371 strb r0, [ %0 ] \n\
372 " : : "r"(res), "r"(op1), "r"(op2) : "d0", "r0", "memory", "cc" : unordered);\
373 return true; \
374 unordered: \
375 return false; \
376 }
377 #define gen_vfp_half_to_int(fn, type) \
378 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, int_default_t *res)\
379 { \
380 __asm__ goto (ARM_ASM_PREFIX " \n\
381 vld1.16 d0[0], [ %1 ] \n\
382 vcvtb.f32.f16 s0, s0 \n\
383 vcmp.f32 s0, s0 \n\
384 vmrs APSR_nzcv, fpscr \n\
385 bvs %l[unordered] \n\
386 vcvt.s32.f32 s1, s0 \n\
387 vmov r0, s1 \n\
388 add r0, r0, #0x80000000 \n\
389 add r0, r0, #0x00000001 \n\
390 cmp r0, #1 \n\
391 bls %l[unordered] \n\
392 vstr s1, [ %0 ] \n\
393 " : : "r"(res), "r"(op1) : "d0", "r0", "memory", "cc" : unordered);\
394 return true; \
395 unordered: \
396 return false; \
397 }
398 #else
399 #define gen_vfp_half_logical(fn, type, cond) \
400 static ipret_inline bool attr_unused cat4(REAL_binary_,fn,_,type)(const type *op1, const type *op2, ajla_flat_option_t *res)\
401 { \
402 unsigned unordered, r; \
403 __asm__ (ARM_ASM_PREFIX " \n\
404 vld1.16 d0[0], [ %2 ] \n\
405 vld1.16 d0[2], [ %3 ] \n\
406 mov %0, #0 \n\
407 mov %1, #0 \n\
408 vcvtb.f32.f16 s0, s0 \n\
409 vcvtb.f32.f16 s1, s1 \n\
410 vcmp.f32 s0, s1 \n\
411 vmrs APSR_nzcv, fpscr \n\
412 it vs \n\
413 movvs %0, #1 \n\
414 it "#cond" \n\
415 mov"#cond" %1, #1 \n\
416 " : "=r"(unordered), "=r"(r) : "r"(op1), "r"(op2) : "d0", "memory", "cc");\
417 if (unlikely(unordered)) \
418 return false; \
419 *res = r; \
420 return true; \
421 }
422 #define gen_vfp_half_to_int(fn, type) \
423 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const type *op1, int_default_t *res)\
424 { \
425 unsigned unordered; \
426 int_default_t r; \
427 __asm__ (ARM_ASM_PREFIX " \n\
428 vld1.16 d0[0], [ %2 ] \n\
429 mov %0, #0 \n\
430 vcvtb.f32.f16 s0, s0 \n\
431 vcmp.f32 s0, s0 \n\
432 vmrs APSR_nzcv, fpscr \n\
433 it vs \n\
434 movvs %0, #1 \n\
435 vcvt.s32.f32 s0, s0 \n\
436 vmov %1, s0 \n\
437 " : "=r"(unordered), "=r"(r) : "r"(op1) : "d0", "r0", "memory", "cc");\
438 if (unlikely(unordered) || (unlikely((unsigned)r + 0x80000001U < 1)))\
439 return false; \
440 *res = r; \
441 return true; \
442 }
443 #endif
444
445 #define gen_vfp_half_from_int(fn, type) \
446 static ipret_inline bool attr_unused cat4(REAL_unary_,fn,_,type)(const int_default_t *op1, type *res)\
447 { \
448 __asm__ (ARM_ASM_PREFIX " \n\
449 vldr s0, [ %1 ] \n\
450 vcvt.f32.s32 s0, s0 \n\
451 vcvtb.f16.f32 s0, s0 \n\
452 vst1.16 d0[0], [ %0 ] \n\
453 " : : "r"(res), "r"(op1) : "d0", "memory"); \
454 return true; \
455 }
456
457
458 #ifdef INT_DEFAULT_BITS
459
460 #define gen_sse_ops(type, s, z) \
461 gen_sse_binary(add_alt1, type, "", add, s, sse_one_param) \
462 gen_sse_binary(subtract_alt1, type, "", sub, s, sse_one_param) \
463 gen_sse_binary(multiply_alt1, type, "", mul, s, sse_one_param) \
464 gen_sse_binary(divide_alt1, type, "", div, s, sse_one_param) \
465 gen_sse_logical(equal_alt1, type, "", sete, s) \
466 gen_sse_logical(not_equal_alt1, type, "", setne, s) \
467 gen_sse_logical(less_alt1, type, "", setb, s) \
468 gen_sse_logical(less_equal_alt1, type, "", setbe, s) \
469 gen_sse_logical(greater_alt1, type, "", seta, s) \
470 gen_sse_logical(greater_equal_alt1, type, "", setae, s) \
471 gen_sse_neg(neg_alt1, type, "", s, sse_one_param) \
472 gen_sse_sqrt(sqrt_alt1, type, "", s, sse_one_param) \
473 gen_sse_to_int(to_int_alt1, type, "", s) \
474 gen_sse_from_int(from_int_alt1, type, "", s, z, sse_one_param) \
475 gen_sse_is_exception(is_exception_alt1, type, "", s)
476
477 #define gen_avx_ops(type, s, z) \
478 gen_sse_binary(add_alt2, type, "v", add, s, avx_two_params) \
479 gen_sse_binary(subtract_alt2, type, "v", sub, s, avx_two_params) \
480 gen_sse_binary(multiply_alt2, type, "v", mul, s, avx_two_params) \
481 gen_sse_binary(divide_alt2, type, "v", div, s, avx_two_params) \
482 gen_sse_logical(equal_alt2, type, "v", sete, s) \
483 gen_sse_logical(not_equal_alt2, type, "v", setne, s) \
484 gen_sse_logical(less_alt2, type, "v", setb, s) \
485 gen_sse_logical(less_equal_alt2, type, "v", setbe, s) \
486 gen_sse_logical(greater_alt2, type, "v", seta, s) \
487 gen_sse_logical(greater_equal_alt2, type, "v", setae, s) \
488 gen_sse_neg(neg_alt2, type, "v", s, avx_two_params) \
489 gen_sse_sqrt(sqrt_alt2, type, "v", s, avx_two_params) \
490 gen_sse_to_int(to_int_alt2, type, "v", s) \
491 gen_sse_from_int(from_int_alt2, type, "v", s, z, avx_two_params) \
492 gen_sse_is_exception(is_exception_alt2, type, "v", s)
493
494 #define gen_f16c_ops(z) \
495 gen_f16c_binary(add_alt1, real16_t, add) \
496 gen_f16c_binary(subtract_alt1, real16_t, sub) \
497 gen_f16c_binary(multiply_alt1, real16_t, mul) \
498 gen_f16c_binary(divide_alt1, real16_t, div) \
499 gen_f16c_logical(equal_alt1, real16_t, sete) \
500 gen_f16c_logical(not_equal_alt1, real16_t, setne) \
501 gen_f16c_logical(less_alt1, real16_t, setb) \
502 gen_f16c_logical(less_equal_alt1, real16_t, setbe) \
503 gen_f16c_logical(greater_alt1, real16_t, seta) \
504 gen_f16c_logical(greater_equal_alt1, real16_t, setae) \
505 gen_f16c_to_int(to_int_alt1, real16_t) \
506 gen_f16c_from_int(from_int_alt1, real16_t, z)
507
508 #define gen_vfp_ops(type, f, s) \
509 gen_vfp_binary(add_alt1, type, "vadd", f, s) \
510 gen_vfp_binary(subtract_alt1, type, "vsub", f, s) \
511 gen_vfp_binary(multiply_alt1, type, "vmul", f, s) \
512 gen_vfp_binary(divide_alt1, type, "vdiv", f, s) \
513 gen_vfp_unary(neg_alt1, type, "vneg", f, s) \
514 gen_vfp_unary(sqrt_alt1, type, "vsqrt", f, s) \
515 gen_vfp_logical(equal_alt1, type, eq, f, s) \
516 gen_vfp_logical(not_equal_alt1, type, ne, f, s) \
517 gen_vfp_logical(less_alt1, type, mi, f, s) \
518 gen_vfp_logical(less_equal_alt1, type, ls, f, s) \
519 gen_vfp_logical(greater_alt1, type, gt, f, s) \
520 gen_vfp_logical(greater_equal_alt1, type, ge, f, s) \
521 gen_vfp_to_int(to_int_alt1, type, f, s) \
522 gen_vfp_from_int(from_int_alt1, type, f, s) \
523 gen_vfp_is_exception(is_exception_alt1, type, f, s)
524
525 #define gen_vfp_half_ops() \
526 gen_vfp_half_binary(add_alt1, real16_t, "vadd") \
527 gen_vfp_half_binary(subtract_alt1, real16_t, "vsub") \
528 gen_vfp_half_binary(multiply_alt1, real16_t, "vmul") \
529 gen_vfp_half_binary(divide_alt1, real16_t, "vdiv") \
530 gen_vfp_half_logical(equal_alt1, real16_t, eq) \
531 gen_vfp_half_logical(not_equal_alt1, real16_t, ne) \
532 gen_vfp_half_logical(less_alt1, real16_t, mi) \
533 gen_vfp_half_logical(less_equal_alt1, real16_t, ls) \
534 gen_vfp_half_logical(greater_alt1, real16_t, gt) \
535 gen_vfp_half_logical(greater_equal_alt1, real16_t, ge) \
536 gen_vfp_half_to_int(to_int_alt1, real16_t) \
537 gen_vfp_half_from_int(from_int_alt1, real16_t)
538
539 #else
540
541 #define gen_sse_ops(type, s, z)
542 #define gen_avx_ops(type, s, z)
543 #define gen_f16c_ops(z)
544 #define gen_vfp_ops(type, f, s)
545 #define gen_vfp_half_ops()
546
547 #endif
548
549 #define file_inc "arithm-r.inc"
550 #include "for-real.inc"
551
552 #endif
Ajla - a purely functional programming language