?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge pull request #11270 from haslinghuis/rename_attr
[betaflight.git] / lib / main / STM32G4 / Drivers / CMSIS / Device / ST / STM32G4xx / Include / stm32g471xx.h
blobfd390cc6c45bfbe3800a6ebec5e16e98ab5517be
1 /**
2 ******************************************************************************
3 * @file stm32g471xx.h
4 * @author MCD Application Team
5 * @brief CMSIS STM32G471xx Device Peripheral Access Layer Header File.
6 *
7 * This file contains:
8 * - Data structures and the address mapping for all peripherals
9 * - Peripheral's registers declarations and bits definition
10 * - Macros to access peripheral’s registers hardware
11 *
12 ******************************************************************************
13 * @attention
14 *
15 * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
16 * All rights reserved.</center></h2>
17 *
18 * This software component is licensed by ST under BSD 3-Clause license,
19 * the "License"; You may not use this file except in compliance with the
20 * License. You may obtain a copy of the License at:
21 * opensource.org/licenses/BSD-3-Clause
22 *
23 ******************************************************************************
24 */
25
26 /** @addtogroup CMSIS_Device
27 * @{
28 */
29
30 /** @addtogroup stm32g471xx
31 * @{
32 */
33
34 #ifndef __STM32G471xx_H
35 #define __STM32G471xx_H
36
37 #ifdef __cplusplus
38 extern "C" {
39 #endif /* __cplusplus */
40
41 /** @addtogroup Configuration_section_for_CMSIS
42 * @{
43 */
44
45 /**
46 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
47 */
48 #define __CM4_REV 0x0001 /*!< Cortex-M4 revision r0p1 */
49 #define __MPU_PRESENT 1 /*!< STM32G4XX provides an MPU */
50 #define __NVIC_PRIO_BITS 4 /*!< STM32G4XX uses 4 Bits for the Priority Levels */
51 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
52 #define __FPU_PRESENT 1 /*!< FPU present */
53
54 /**
55 * @}
56 */
57
58 /** @addtogroup Peripheral_interrupt_number_definition
59 * @{
60 */
61
62 /**
63 * @brief STM32G4XX Interrupt Number Definition, according to the selected device
64 * in @ref Library_configuration_section
65 */
66 typedef enum
67 {
68 /****** Cortex-M4 Processor Exceptions Numbers *********************************************************************************/
69 NonMaskableInt_IRQn = -14, /*!< 2 Cortex-M4 Non Maskable Interrupt */
70 HardFault_IRQn = -13, /*!< 3 Cortex-M4 Hard Fault Interrupt */
71 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
72 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
73 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
74 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
75 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
76 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
77 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
78 /****** STM32 specific Interrupt Numbers ***************************************************************************************/
79 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
80 PVD_PVM_IRQn = 1, /*!< PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts */
81 RTC_TAMP_LSECSS_IRQn = 2, /*!< RTC Tamper and TimeStamp and RCC LSE CSS interrupts through the EXTI */
82 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
83 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
84 RCC_IRQn = 5, /*!< RCC global Interrupt */
85 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
86 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
87 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
88 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
89 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
90 DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */
91 DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */
92 DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */
93 DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */
94 DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */
95 DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */
96 DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */
97 ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
98 USB_HP_IRQn = 19, /*!< USB HP Interrupt */
99 USB_LP_IRQn = 20, /*!< USB LP Interrupt */
100 FDCAN1_IT0_IRQn = 21, /*!< FDCAN1 IT0 Interrupt */
101 FDCAN1_IT1_IRQn = 22, /*!< FDCAN1 IT1 Interrupt */
102 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
103 TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break, Transition error, Index error and TIM15 global interrupt */
104 TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update Interrupt and TIM16 global interrupt */
105 TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 TIM1 Trigger, Commutation, Direction change, Index and TIM17 global interrupt */
106 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
107 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
108 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
109 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
110 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
111 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
112 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
113 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
114 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
115 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
116 USART1_IRQn = 37, /*!< USART1 global Interrupt */
117 USART2_IRQn = 38, /*!< USART2 global Interrupt */
118 USART3_IRQn = 39, /*!< USART3 global Interrupt */
119 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
120 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
121 USBWakeUp_IRQn = 42, /*!< USB Wakeup through EXTI line Interrupt */
122 TIM8_BRK_IRQn = 43, /*!< TIM8 Break, Transition error and Index error Interrupt */
123 TIM8_UP_IRQn = 44, /*!< TIM8 Update Interrupt */
124 TIM8_TRG_COM_IRQn = 45, /*!< TIM8 Trigger, Commutation, Direction change and Index Interrupt */
125 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
126 LPTIM1_IRQn = 49, /*!< LP TIM1 Interrupt */
127 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
128 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
129 UART4_IRQn = 52, /*!< UART4 global Interrupt */
130 UART5_IRQn = 53, /*!< UART5 global Interrupt */
131 TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&3 underrun error interrupts */
132 TIM7_IRQn = 55, /*!< TIM7 global interrupts */
133 DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
134 DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
135 DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
136 DMA2_Channel4_IRQn = 59, /*!< DMA2 Channel 4 global Interrupt */
137 DMA2_Channel5_IRQn = 60, /*!< DMA2 Channel 5 global Interrupt */
138 UCPD1_IRQn = 63, /*!< UCPD global Interrupt */
139 COMP1_2_3_IRQn = 64, /*!< COMP1, COMP2 and COMP3 Interrupts */
140 COMP4_IRQn = 65, /*!< COMP4 */
141 CRS_IRQn = 75, /*!< CRS global interrupt */
142 SAI1_IRQn = 76, /*!< Serial Audio Interface global interrupt */
143 FPU_IRQn = 81, /*!< FPU global interrupt */
144 I2C4_EV_IRQn = 82, /*!< I2C4 Event interrupt */
145 I2C4_ER_IRQn = 83, /*!< I2C4 Error interrupt */
146 SPI4_IRQn = 84, /*!< SPI4 Event interrupt */
147 FDCAN2_IT0_IRQn = 86, /*!< FDCAN2 interrupt line 0 interrupt */
148 FDCAN2_IT1_IRQn = 87, /*!< FDCAN2 interrupt line 1 interrupt */
149 RNG_IRQn = 90, /*!< RNG global interrupt */
150 LPUART1_IRQn = 91, /*!< LP UART 1 Interrupt */
151 I2C3_EV_IRQn = 92, /*!< I2C3 Event Interrupt */
152 I2C3_ER_IRQn = 93, /*!< I2C3 Error interrupt */
153 DMAMUX_OVR_IRQn = 94, /*!< DMAMUX overrun global interrupt */
154 DMA1_Channel8_IRQn = 96, /*!< DMA1 Channel 8 interrupt */
155 DMA2_Channel6_IRQn = 97, /*!< DMA2 Channel 6 interrupt */
156 DMA2_Channel7_IRQn = 98, /*!< DMA2 Channel 7 interrupt */
157 DMA2_Channel8_IRQn = 99, /*!< DMA2 Channel 8 interrupt */
158 CORDIC_IRQn = 100, /*!< CORDIC global Interrupt */
159 FMAC_IRQn = 101 /*!< FMAC global Interrupt */
160 } IRQn_Type;
161
162 /**
163 * @}
164 */
165
166 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
167 #include "system_stm32g4xx.h"
168 #include <stdint.h>
169
170 /** @addtogroup Peripheral_registers_structures
171 * @{
172 */
173
174 /**
175 * @brief Analog to Digital Converter
176 */
177
178 typedef struct
179 {
180 __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */
181 __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */
182 __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */
183 __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */
184 __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */
185 __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */
186 __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */
187 uint32_t RESERVED1; /*!< Reserved, 0x1C */
188 __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */
189 __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */
190 __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */
191 uint32_t RESERVED2; /*!< Reserved, 0x2C */
192 __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */
193 __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */
194 __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */
195 __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */
196 __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */
197 uint32_t RESERVED3; /*!< Reserved, 0x44 */
198 uint32_t RESERVED4; /*!< Reserved, 0x48 */
199 __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */
200 uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */
201 __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */
202 __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */
203 __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */
204 __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */
205 uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */
206 __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */
207 __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */
208 __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */
209 __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */
210 uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */
211 __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */
212 __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */
213 uint32_t RESERVED8; /*!< Reserved, 0x0A8 */
214 uint32_t RESERVED9; /*!< Reserved, 0x0AC */
215 __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */
216 __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */
217 uint32_t RESERVED10[2];/*!< Reserved, 0x0B8 - 0x0BC */
218 __IO uint32_t GCOMP; /*!< ADC calibration factors, Address offset: 0xC0 */
219 } ADC_TypeDef;
220
221 typedef struct
222 {
223 __IO uint32_t CSR; /*!< ADC common status register, Address offset: 0x300 + 0x00 */
224 uint32_t RESERVED1; /*!< Reserved, Address offset: 0x300 + 0x04 */
225 __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: 0x300 + 0x08 */
226 __IO uint32_t CDR; /*!< ADC common group regular data register Address offset: 0x300 + 0x0C */
227 } ADC_Common_TypeDef;
228
229 /**
230 * @brief FD Controller Area Network
231 */
232
233 typedef struct
234 {
235 __IO uint32_t CREL; /*!< FDCAN Core Release register, Address offset: 0x000 */
236 __IO uint32_t ENDN; /*!< FDCAN Endian register, Address offset: 0x004 */
237 uint32_t RESERVED1; /*!< Reserved, 0x008 */
238 __IO uint32_t DBTP; /*!< FDCAN Data Bit Timing & Prescaler register, Address offset: 0x00C */
239 __IO uint32_t TEST; /*!< FDCAN Test register, Address offset: 0x010 */
240 __IO uint32_t RWD; /*!< FDCAN RAM Watchdog register, Address offset: 0x014 */
241 __IO uint32_t CCCR; /*!< FDCAN CC Control register, Address offset: 0x018 */
242 __IO uint32_t NBTP; /*!< FDCAN Nominal Bit Timing & Prescaler register, Address offset: 0x01C */
243 __IO uint32_t TSCC; /*!< FDCAN Timestamp Counter Configuration register, Address offset: 0x020 */
244 __IO uint32_t TSCV; /*!< FDCAN Timestamp Counter Value register, Address offset: 0x024 */
245 __IO uint32_t TOCC; /*!< FDCAN Timeout Counter Configuration register, Address offset: 0x028 */
246 __IO uint32_t TOCV; /*!< FDCAN Timeout Counter Value register, Address offset: 0x02C */
247 uint32_t RESERVED2[4]; /*!< Reserved, 0x030 - 0x03C */
248 __IO uint32_t ECR; /*!< FDCAN Error Counter register, Address offset: 0x040 */
249 __IO uint32_t PSR; /*!< FDCAN Protocol Status register, Address offset: 0x044 */
250 __IO uint32_t TDCR; /*!< FDCAN Transmitter Delay Compensation register, Address offset: 0x048 */
251 uint32_t RESERVED3; /*!< Reserved, 0x04C */
252 __IO uint32_t IR; /*!< FDCAN Interrupt register, Address offset: 0x050 */
253 __IO uint32_t IE; /*!< FDCAN Interrupt Enable register, Address offset: 0x054 */
254 __IO uint32_t ILS; /*!< FDCAN Interrupt Line Select register, Address offset: 0x058 */
255 __IO uint32_t ILE; /*!< FDCAN Interrupt Line Enable register, Address offset: 0x05C */
256 uint32_t RESERVED4[8]; /*!< Reserved, 0x060 - 0x07C */
257 __IO uint32_t RXGFC; /*!< FDCAN Global Filter Configuration register, Address offset: 0x080 */
258 __IO uint32_t XIDAM; /*!< FDCAN Extended ID AND Mask register, Address offset: 0x084 */
259 __IO uint32_t HPMS; /*!< FDCAN High Priority Message Status register, Address offset: 0x088 */
260 uint32_t RESERVED5; /*!< Reserved, 0x08C */
261 __IO uint32_t RXF0S; /*!< FDCAN Rx FIFO 0 Status register, Address offset: 0x090 */
262 __IO uint32_t RXF0A; /*!< FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x094 */
263 __IO uint32_t RXF1S; /*!< FDCAN Rx FIFO 1 Status register, Address offset: 0x098 */
264 __IO uint32_t RXF1A; /*!< FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x09C */
265 uint32_t RESERVED6[8]; /*!< Reserved, 0x0A0 - 0x0BC */
266 __IO uint32_t TXBC; /*!< FDCAN Tx Buffer Configuration register, Address offset: 0x0C0 */
267 __IO uint32_t TXFQS; /*!< FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4 */
268 __IO uint32_t TXBRP; /*!< FDCAN Tx Buffer Request Pending register, Address offset: 0x0C8 */
269 __IO uint32_t TXBAR; /*!< FDCAN Tx Buffer Add Request register, Address offset: 0x0CC */
270 __IO uint32_t TXBCR; /*!< FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D0 */
271 __IO uint32_t TXBTO; /*!< FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D4 */
272 __IO uint32_t TXBCF; /*!< FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0D8 */
273 __IO uint32_t TXBTIE; /*!< FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0DC */
274 __IO uint32_t TXBCIE; /*!< FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 */
275 __IO uint32_t TXEFS; /*!< FDCAN Tx Event FIFO Status register, Address offset: 0x0E4 */
276 __IO uint32_t TXEFA; /*!< FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0E8 */
277 } FDCAN_GlobalTypeDef;
278
279 /**
280 * @brief FD Controller Area Network Configuration
281 */
282
283 typedef struct
284 {
285 __IO uint32_t CKDIV; /*!< FDCAN clock divider register, Address offset: 0x100 + 0x000 */
286 } FDCAN_Config_TypeDef;
287
288 /**
289 * @brief Comparator
290 */
291
292 typedef struct
293 {
294 __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */
295 } COMP_TypeDef;
296
297 /**
298 * @brief CRC calculation unit
299 */
300
301 typedef struct
302 {
303 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
304 __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
305 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
306 uint32_t RESERVED0; /*!< Reserved, 0x0C */
307 __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */
308 __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */
309 } CRC_TypeDef;
310
311 /**
312 * @brief Clock Recovery System
313 */
314 typedef struct
315 {
316 __IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */
317 __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */
318 __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */
319 __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */
320 } CRS_TypeDef;
321
322 /**
323 * @brief Digital to Analog Converter
324 */
325
326 typedef struct
327 {
328 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
329 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
330 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
331 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
332 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
333 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
334 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
335 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
336 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
337 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
338 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
339 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
340 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
341 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
342 __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */
343 __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */
344 __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */
345 __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */
346 __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */
347 __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */
348 __IO uint32_t RESERVED[2];
349 __IO uint32_t STR1; /*!< DAC Sawtooth register, Address offset: 0x58 */
350 __IO uint32_t STR2; /*!< DAC Sawtooth register, Address offset: 0x5C */
351 __IO uint32_t STMODR; /*!< DAC Sawtooth Mode register, Address offset: 0x60 */
352 } DAC_TypeDef;
353
354 /**
355 * @brief Debug MCU
356 */
357
358 typedef struct
359 {
360 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
361 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
362 __IO uint32_t APB1FZR1; /*!< Debug MCU APB1 freeze register 1, Address offset: 0x08 */
363 __IO uint32_t APB1FZR2; /*!< Debug MCU APB1 freeze register 2, Address offset: 0x0C */
364 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x10 */
365 } DBGMCU_TypeDef;
366
367 /**
368 * @brief DMA Controller
369 */
370
371 typedef struct
372 {
373 __IO uint32_t CCR; /*!< DMA channel x configuration register */
374 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */
375 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */
376 __IO uint32_t CMAR; /*!< DMA channel x memory address register */
377 } DMA_Channel_TypeDef;
378
379 typedef struct
380 {
381 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */
382 __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */
383 } DMA_TypeDef;
384
385 /**
386 * @brief DMA Multiplexer
387 */
388
389 typedef struct
390 {
391 __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */
392 }DMAMUX_Channel_TypeDef;
393
394 typedef struct
395 {
396 __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */
397 __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */
398 }DMAMUX_ChannelStatus_TypeDef;
399
400 typedef struct
401 {
402 __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */
403 }DMAMUX_RequestGen_TypeDef;
404
405 typedef struct
406 {
407 __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */
408 __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */
409 }DMAMUX_RequestGenStatus_TypeDef;
410
411 /**
412 * @brief External Interrupt/Event Controller
413 */
414
415 typedef struct
416 {
417 __IO uint32_t IMR1; /*!< EXTI Interrupt mask register 1, Address offset: 0x00 */
418 __IO uint32_t EMR1; /*!< EXTI Event mask register 1, Address offset: 0x04 */
419 __IO uint32_t RTSR1; /*!< EXTI Rising trigger selection register 1, Address offset: 0x08 */
420 __IO uint32_t FTSR1; /*!< EXTI Falling trigger selection register 1, Address offset: 0x0C */
421 __IO uint32_t SWIER1; /*!< EXTI Software interrupt event register 1, Address offset: 0x10 */
422 __IO uint32_t PR1; /*!< EXTI Pending register 1, Address offset: 0x14 */
423 uint32_t RESERVED1; /*!< Reserved, 0x18 */
424 uint32_t RESERVED2; /*!< Reserved, 0x1C */
425 __IO uint32_t IMR2; /*!< EXTI Interrupt mask register 2, Address offset: 0x20 */
426 __IO uint32_t EMR2; /*!< EXTI Event mask register 2, Address offset: 0x24 */
427 __IO uint32_t RTSR2; /*!< EXTI Rising trigger selection register 2, Address offset: 0x28 */
428 __IO uint32_t FTSR2; /*!< EXTI Falling trigger selection register 2, Address offset: 0x2C */
429 __IO uint32_t SWIER2; /*!< EXTI Software interrupt event register 2, Address offset: 0x30 */
430 __IO uint32_t PR2; /*!< EXTI Pending register 2, Address offset: 0x34 */
431 } EXTI_TypeDef;
432
433 /**
434 * @brief FLASH Registers
435 */
436
437 typedef struct
438 {
439 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
440 __IO uint32_t PDKEYR; /*!< FLASH power down key register, Address offset: 0x04 */
441 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x08 */
442 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x0C */
443 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x10 */
444 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x14 */
445 __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */
446 uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x1C */
447 __IO uint32_t OPTR; /*!< FLASH option register, Address offset: 0x20 */
448 __IO uint32_t PCROP1SR; /*!< FLASH bank1 PCROP start address register, Address offset: 0x24 */
449 __IO uint32_t PCROP1ER; /*!< FLASH bank1 PCROP end address register, Address offset: 0x28 */
450 __IO uint32_t WRP1AR; /*!< FLASH bank1 WRP area A address register, Address offset: 0x2C */
451 __IO uint32_t WRP1BR; /*!< FLASH bank1 WRP area B address register, Address offset: 0x30 */
452 uint32_t RESERVED2[4]; /*!< Reserved2, Address offset: 0x34 */
453 __IO uint32_t PCROP2SR; /*!< FLASH bank2 PCROP start address register, Address offset: 0x44 */
454 __IO uint32_t PCROP2ER; /*!< FLASH bank2 PCROP end address register, Address offset: 0x48 */
455 __IO uint32_t WRP2AR; /*!< FLASH bank2 WRP area A address register, Address offset: 0x4C */
456 __IO uint32_t WRP2BR; /*!< FLASH bank2 WRP area B address register, Address offset: 0x50 */
457 uint32_t RESERVED3[7]; /*!< Reserved3, Address offset: 0x54 */
458 __IO uint32_t SEC1R; /*!< FLASH Securable memory register bank1, Address offset: 0x70 */
459 __IO uint32_t SEC2R; /*!< FLASH Securable memory register bank2, Address offset: 0x74 */
460 } FLASH_TypeDef;
461
462 /**
463 * @brief FMAC
464 */
465 typedef struct
466 {
467 __IO uint32_t X1BUFCFG; /*!< FMAC X1 Buffer Configuration register, Address offset: 0x00 */
468 __IO uint32_t X2BUFCFG; /*!< FMAC X2 Buffer Configuration register, Address offset: 0x04 */
469 __IO uint32_t YBUFCFG; /*!< FMAC Y Buffer Configuration register, Address offset: 0x08 */
470 __IO uint32_t PARAM; /*!< FMAC Parameter register, Address offset: 0x0C */
471 __IO uint32_t CR; /*!< FMAC Control register, Address offset: 0x10 */
472 __IO uint32_t SR; /*!< FMAC Status register, Address offset: 0x14 */
473 __IO uint32_t WDATA; /*!< FMAC Write Data register, Address offset: 0x18 */
474 __IO uint32_t RDATA; /*!< FMAC Read Data register, Address offset: 0x1C */
475 } FMAC_TypeDef;
476
477
478 /**
479 * @brief General Purpose I/O
480 */
481
482 typedef struct
483 {
484 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
485 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
486 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
487 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
488 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
489 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
490 __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
491 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
492 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
493 __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */
494 } GPIO_TypeDef;
495
496 /**
497 * @brief Inter-integrated Circuit Interface
498 */
499
500 typedef struct
501 {
502 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
503 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
504 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */
505 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */
506 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */
507 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */
508 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */
509 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */
510 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */
511 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */
512 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */
513 } I2C_TypeDef;
514
515 /**
516 * @brief Independent WATCHDOG
517 */
518
519 typedef struct
520 {
521 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
522 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
523 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
524 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
525 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */
526 } IWDG_TypeDef;
527
528 /**
529 * @brief LPTIMER
530 */
531
532 typedef struct
533 {
534 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */
535 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */
536 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */
537 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */
538 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */
539 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */
540 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */
541 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */
542 __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */
543 } LPTIM_TypeDef;
544
545 /**
546 * @brief Operational Amplifier (OPAMP)
547 */
548
549 typedef struct
550 {
551 __IO uint32_t CSR; /*!< OPAMP control/status register, Address offset: 0x00 */
552 __IO uint32_t RESERVED[5]; /*!< OPAMP offset trimming register for normal mode, Address offset: 0x04 */
553 __IO uint32_t TCMR; /*!< OPAMP timer controlled mux mode register, Address offset: 0x18 */
554 } OPAMP_TypeDef;
555
556 /**
557 * @brief Power Control
558 */
559
560 typedef struct
561 {
562 __IO uint32_t CR1; /*!< PWR power control register 1, Address offset: 0x00 */
563 __IO uint32_t CR2; /*!< PWR power control register 2, Address offset: 0x04 */
564 __IO uint32_t CR3; /*!< PWR power control register 3, Address offset: 0x08 */
565 __IO uint32_t CR4; /*!< PWR power control register 4, Address offset: 0x0C */
566 __IO uint32_t SR1; /*!< PWR power status register 1, Address offset: 0x10 */
567 __IO uint32_t SR2; /*!< PWR power status register 2, Address offset: 0x14 */
568 __IO uint32_t SCR; /*!< PWR power status reset register, Address offset: 0x18 */
569 uint32_t RESERVED; /*!< Reserved, Address offset: 0x1C */
570 __IO uint32_t PUCRA; /*!< Pull_up control register of portA, Address offset: 0x20 */
571 __IO uint32_t PDCRA; /*!< Pull_Down control register of portA, Address offset: 0x24 */
572 __IO uint32_t PUCRB; /*!< Pull_up control register of portB, Address offset: 0x28 */
573 __IO uint32_t PDCRB; /*!< Pull_Down control register of portB, Address offset: 0x2C */
574 __IO uint32_t PUCRC; /*!< Pull_up control register of portC, Address offset: 0x30 */
575 __IO uint32_t PDCRC; /*!< Pull_Down control register of portC, Address offset: 0x34 */
576 __IO uint32_t PUCRD; /*!< Pull_up control register of portD, Address offset: 0x38 */
577 __IO uint32_t PDCRD; /*!< Pull_Down control register of portD, Address offset: 0x3C */
578 __IO uint32_t PUCRE; /*!< Pull_up control register of portE, Address offset: 0x40 */
579 __IO uint32_t PDCRE; /*!< Pull_Down control register of portE, Address offset: 0x44 */
580 __IO uint32_t PUCRF; /*!< Pull_up control register of portF, Address offset: 0x48 */
581 __IO uint32_t PDCRF; /*!< Pull_Down control register of portF, Address offset: 0x4C */
582 __IO uint32_t PUCRG; /*!< Pull_up control register of portG, Address offset: 0x50 */
583 __IO uint32_t PDCRG; /*!< Pull_Down control register of portG, Address offset: 0x54 */
584 uint32_t RESERVED1[10]; /*!< Reserved Address offset: 0x58 - 0x7C */
585 __IO uint32_t CR5; /*!< PWR power control register 5, Address offset: 0x80 */
586 } PWR_TypeDef;
587
588
589 /**
590 * @brief Reset and Clock Control
591 */
592
593 typedef struct
594 {
595 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
596 __IO uint32_t ICSCR; /*!< RCC internal clock sources calibration register, Address offset: 0x04 */
597 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
598 __IO uint32_t PLLCFGR; /*!< RCC system PLL configuration register, Address offset: 0x0C */
599 uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */
600 uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */
601 __IO uint32_t CIER; /*!< RCC clock interrupt enable register, Address offset: 0x18 */
602 __IO uint32_t CIFR; /*!< RCC clock interrupt flag register, Address offset: 0x1C */
603 __IO uint32_t CICR; /*!< RCC clock interrupt clear register, Address offset: 0x20 */
604 uint32_t RESERVED2; /*!< Reserved, Address offset: 0x24 */
605 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */
606 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */
607 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x30 */
608 uint32_t RESERVED3; /*!< Reserved, Address offset: 0x34 */
609 __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */
610 __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */
611 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */
612 uint32_t RESERVED4; /*!< Reserved, Address offset: 0x44 */
613 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */
614 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */
615 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clocks enable register, Address offset: 0x50 */
616 uint32_t RESERVED5; /*!< Reserved, Address offset: 0x54 */
617 __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */
618 __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */
619 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */
620 uint32_t RESERVED6; /*!< Reserved, Address offset: 0x64 */
621 __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */
622 __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */
623 __IO uint32_t AHB3SMENR; /*!< RCC AHB3 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */
624 uint32_t RESERVED7; /*!< Reserved, Address offset: 0x74 */
625 __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */
626 __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */
627 __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */
628 uint32_t RESERVED8; /*!< Reserved, Address offset: 0x84 */
629 __IO uint32_t CCIPR; /*!< RCC peripherals independent clock configuration register, Address offset: 0x88 */
630 uint32_t RESERVED9; /*!< Reserved, Address offset: 0x8C */
631 __IO uint32_t BDCR; /*!< RCC backup domain control register, Address offset: 0x90 */
632 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x94 */
633 __IO uint32_t CRRCR; /*!< RCC clock recovery RC register, Address offset: 0x98 */
634 __IO uint32_t CCIPR2; /*!< RCC peripherals independent clock configuration register 2, Address offset: 0x9C */
635 } RCC_TypeDef;
636
637 /**
638 * @brief Real-Time Clock
639 */
640 /*
641 * @brief Specific device feature definitions
642 */
643 #define RTC_TAMP_INT_6_SUPPORT
644 #define RTC_TAMP_INT_NB 4u
645
646 #define RTC_TAMP_NB 3u
647 #define RTC_BACKUP_NB 32u
648
649
650 typedef struct
651 {
652 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
653 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
654 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */
655 __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */
656 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
657 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
658 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */
659 uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */
660 uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */
661 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
662 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */
663 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
664 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
665 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
666 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
667 uint32_t RESERVED2; /*!< Reserved Address offset: 0x3C */
668 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */
669 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
670 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */
671 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */
672 __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */
673 __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */
674 uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */
675 __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */
676 } RTC_TypeDef;
677
678 /**
679 * @brief Tamper and backup registers
680 */
681
682 typedef struct
683 {
684 __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */
685 __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */
686 uint32_t RESERVED0; /*!< no configuration register 3, Address offset: 0x08 */
687 __IO uint32_t FLTCR; /*!< TAMP filter control register, Address offset: 0x0C */
688 uint32_t RESERVED1[6]; /*!< Reserved Address offset: 0x10 - 0x24 */
689 uint32_t RESERVED2; /*!< Reserved Address offset: 0x28 */
690 __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */
691 __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */
692 __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register Address offset: 0x34 */
693 uint32_t RESERVED3; /*!< Reserved Address offset: 0x38 */
694 __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */
695 uint32_t RESERVED4[48]; /*!< Reserved Address offset: 0x040 - 0xFC */
696 __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */
697 __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */
698 __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */
699 __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */
700 __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */
701 __IO uint32_t BKP5R; /*!< TAMP backup register 5, Address offset: 0x114 */
702 __IO uint32_t BKP6R; /*!< TAMP backup register 6, Address offset: 0x118 */
703 __IO uint32_t BKP7R; /*!< TAMP backup register 7, Address offset: 0x11C */
704 __IO uint32_t BKP8R; /*!< TAMP backup register 8, Address offset: 0x120 */
705 __IO uint32_t BKP9R; /*!< TAMP backup register 9, Address offset: 0x124 */
706 __IO uint32_t BKP10R; /*!< TAMP backup register 10, Address offset: 0x128 */
707 __IO uint32_t BKP11R; /*!< TAMP backup register 11, Address offset: 0x12C */
708 __IO uint32_t BKP12R; /*!< TAMP backup register 12, Address offset: 0x130 */
709 __IO uint32_t BKP13R; /*!< TAMP backup register 13, Address offset: 0x134 */
710 __IO uint32_t BKP14R; /*!< TAMP backup register 14, Address offset: 0x138 */
711 __IO uint32_t BKP15R; /*!< TAMP backup register 15, Address offset: 0x13C */
712 __IO uint32_t BKP16R; /*!< TAMP backup register 16, Address offset: 0x140 */
713 __IO uint32_t BKP17R; /*!< TAMP backup register 17, Address offset: 0x144 */
714 __IO uint32_t BKP18R; /*!< TAMP backup register 18, Address offset: 0x148 */
715 __IO uint32_t BKP19R; /*!< TAMP backup register 19, Address offset: 0x14C */
716 __IO uint32_t BKP20R; /*!< TAMP backup register 20, Address offset: 0x150 */
717 __IO uint32_t BKP21R; /*!< TAMP backup register 21, Address offset: 0x154 */
718 __IO uint32_t BKP22R; /*!< TAMP backup register 22, Address offset: 0x158 */
719 __IO uint32_t BKP23R; /*!< TAMP backup register 23, Address offset: 0x15C */
720 __IO uint32_t BKP24R; /*!< TAMP backup register 24, Address offset: 0x160 */
721 __IO uint32_t BKP25R; /*!< TAMP backup register 25, Address offset: 0x164 */
722 __IO uint32_t BKP26R; /*!< TAMP backup register 26, Address offset: 0x168 */
723 __IO uint32_t BKP27R; /*!< TAMP backup register 27, Address offset: 0x16C */
724 __IO uint32_t BKP28R; /*!< TAMP backup register 28, Address offset: 0x170 */
725 __IO uint32_t BKP29R; /*!< TAMP backup register 29, Address offset: 0x174 */
726 __IO uint32_t BKP30R; /*!< TAMP backup register 30, Address offset: 0x178 */
727 __IO uint32_t BKP31R; /*!< TAMP backup register 31, Address offset: 0x17C */
728 } TAMP_TypeDef;
729
730 /**
731 * @brief Serial Audio Interface
732 */
733
734 typedef struct
735 {
736 __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
737 uint32_t RESERVED[16]; /*!< Reserved, Address offset: 0x04 to 0x40 */
738 __IO uint32_t PDMCR; /*!< SAI PDM control register, Address offset: 0x44 */
739 __IO uint32_t PDMDLY; /*!< SAI PDM delay register, Address offset: 0x48 */
740 } SAI_TypeDef;
741
742 typedef struct
743 {
744 __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
745 __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
746 __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
747 __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
748 __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
749 __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
750 __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
751 __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
752 } SAI_Block_TypeDef;
753
754 /**
755 * @brief Serial Peripheral Interface
756 */
757
758 typedef struct
759 {
760 __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */
761 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */
762 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */
763 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
764 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */
765 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */
766 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */
767 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
768 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
769 } SPI_TypeDef;
770
771 /**
772 * @brief System configuration controller
773 */
774
775 typedef struct
776 {
777 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
778 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */
779 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
780 __IO uint32_t SCSR; /*!< SYSCFG CCMSRAM control and status register, Address offset: 0x18 */
781 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */
782 __IO uint32_t SWPR; /*!< SYSCFG CCMSRAM write protection register, Address offset: 0x20 */
783 __IO uint32_t SKR; /*!< SYSCFG CCMSRAM Key Register, Address offset: 0x24 */
784 } SYSCFG_TypeDef;
785
786 /**
787 * @brief TIM
788 */
789
790 typedef struct
791 {
792 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
793 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
794 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
795 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
796 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
797 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
798 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
799 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
800 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
801 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
802 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
803 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
804 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
805 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
806 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
807 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
808 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
809 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
810 __IO uint32_t CCR5; /*!< TIM capture/compare register 5, Address offset: 0x48 */
811 __IO uint32_t CCR6; /*!< TIM capture/compare register 6, Address offset: 0x4C */
812 __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x50 */
813 __IO uint32_t DTR2; /*!< TIM deadtime register 2, Address offset: 0x54 */
814 __IO uint32_t ECR; /*!< TIM encoder control register, Address offset: 0x58 */
815 __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x5C */
816 __IO uint32_t AF1; /*!< TIM alternate function option register 1, Address offset: 0x60 */
817 __IO uint32_t AF2; /*!< TIM alternate function option register 2, Address offset: 0x64 */
818 __IO uint32_t OR ; /*!< TIM option register, Address offset: 0x68 */
819 uint32_t RESERVED0[220];/*!< Reserved, Address offset: 0x6C */
820 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x3DC */
821 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x3E0 */
822 } TIM_TypeDef;
823
824 /**
825 * @brief Universal Synchronous Asynchronous Receiver Transmitter
826 */
827 typedef struct
828 {
829 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */
830 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */
831 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */
832 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */
833 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
834 __IO uint32_t RTOR; /*!< USART Receiver Timeout register, Address offset: 0x14 */
835 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */
836 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */
837 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
838 __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */
839 __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */
840 __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */
841 } USART_TypeDef;
842
843 /**
844 * @brief Universal Serial Bus Full Speed Device
845 */
846
847 typedef struct
848 {
849 __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */
850 __IO uint16_t RESERVED0; /*!< Reserved */
851 __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */
852 __IO uint16_t RESERVED1; /*!< Reserved */
853 __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */
854 __IO uint16_t RESERVED2; /*!< Reserved */
855 __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */
856 __IO uint16_t RESERVED3; /*!< Reserved */
857 __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */
858 __IO uint16_t RESERVED4; /*!< Reserved */
859 __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */
860 __IO uint16_t RESERVED5; /*!< Reserved */
861 __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */
862 __IO uint16_t RESERVED6; /*!< Reserved */
863 __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */
864 __IO uint16_t RESERVED7[17]; /*!< Reserved */
865 __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */
866 __IO uint16_t RESERVED8; /*!< Reserved */
867 __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */
868 __IO uint16_t RESERVED9; /*!< Reserved */
869 __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */
870 __IO uint16_t RESERVEDA; /*!< Reserved */
871 __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */
872 __IO uint16_t RESERVEDB; /*!< Reserved */
873 __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */
874 __IO uint16_t RESERVEDC; /*!< Reserved */
875 __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */
876 __IO uint16_t RESERVEDD; /*!< Reserved */
877 __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */
878 __IO uint16_t RESERVEDE; /*!< Reserved */
879 } USB_TypeDef;
880
881 /**
882 * @brief VREFBUF
883 */
884
885 typedef struct
886 {
887 __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */
888 __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */
889 } VREFBUF_TypeDef;
890
891 /**
892 * @brief Window WATCHDOG
893 */
894
895 typedef struct
896 {
897 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
898 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
899 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
900 } WWDG_TypeDef;
901
902
903 /**
904 * @brief RNG
905 */
906 typedef struct
907 {
908 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
909 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
910 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
911 } RNG_TypeDef;
912
913 /**
914 * @brief CORDIC
915 */
916
917 typedef struct
918 {
919 __IO uint32_t CSR; /*!< CORDIC control and status register, Address offset: 0x00 */
920 __IO uint32_t WDATA; /*!< CORDIC argument register, Address offset: 0x04 */
921 __IO uint32_t RDATA; /*!< CORDIC result register, Address offset: 0x08 */
922 } CORDIC_TypeDef;
923
924 /**
925 * @brief UCPD
926 */
927
928 typedef struct
929 {
930 __IO uint32_t CFG1; /*!< UCPD configuration register 1, Address offset: 0x00 */
931 __IO uint32_t CFG2; /*!< UCPD configuration register 2, Address offset: 0x04 */
932 __IO uint32_t RESERVED0; /*!< UCPD reserved register, Address offset: 0x08 */
933 __IO uint32_t CR; /*!< UCPD control register, Address offset: 0x0C */
934 __IO uint32_t IMR; /*!< UCPD interrupt mask register, Address offset: 0x10 */
935 __IO uint32_t SR; /*!< UCPD status register, Address offset: 0x14 */
936 __IO uint32_t ICR; /*!< UCPD interrupt flag clear register Address offset: 0x18 */
937 __IO uint32_t TX_ORDSET; /*!< UCPD Tx ordered set type register, Address offset: 0x1C */
938 __IO uint32_t TX_PAYSZ; /*!< UCPD Tx payload size register, Address offset: 0x20 */
939 __IO uint32_t TXDR; /*!< UCPD Tx data register, Address offset: 0x24 */
940 __IO uint32_t RX_ORDSET; /*!< UCPD Rx ordered set type register, Address offset: 0x28 */
941 __IO uint32_t RX_PAYSZ; /*!< UCPD Rx payload size register, Address offset: 0x2C */
942 __IO uint32_t RXDR; /*!< UCPD Rx data register, Address offset: 0x30 */
943 __IO uint32_t RX_ORDEXT1; /*!< UCPD Rx ordered set extension 1 register, Address offset: 0x34 */
944 __IO uint32_t RX_ORDEXT2; /*!< UCPD Rx ordered set extension 2 register, Address offset: 0x38 */
945 } UCPD_TypeDef;
946
947
948 /** @addtogroup Peripheral_memory_map
949 * @{
950 */
951
952 #define FLASH_BASE (0x08000000UL) /*!< FLASH (up to 512 kB) base address */
953 #define SRAM1_BASE (0x20000000UL) /*!< SRAM1(up to 80 KB) base address */
954 #define SRAM2_BASE (0x20014000UL) /*!< SRAM2(16 KB) base address */
955 #define CCMSRAM_BASE (0x10000000UL) /*!< CCMSRAM(32 KB) base address */
956 #define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */
957
958 #define SRAM1_BB_BASE (0x22000000UL) /*!< SRAM1(80 KB) base address in the bit-band region */
959 #define SRAM2_BB_BASE (0x22280000UL) /*!< SRAM2(16 KB) base address in the bit-band region */
960 #define CCMSRAM_BB_BASE (0x22300000UL) /*!< CCMSRAM(32 KB) base address in the bit-band region */
961 #define PERIPH_BB_BASE (0x42000000UL) /*!< Peripheral base address in the bit-band region */
962 /* Legacy defines */
963 #define SRAM_BASE SRAM1_BASE
964 #define SRAM_BB_BASE SRAM1_BB_BASE
965
966 #define SRAM1_SIZE_MAX (0x00014000UL) /*!< maximum SRAM1 size (up to 80 KBytes) */
967 #define SRAM2_SIZE (0x00004000UL) /*!< SRAM2 size (16 KBytes) */
968 #define CCMSRAM_SIZE (0x00008000UL) /*!< CCMSRAM size (32 KBytes) */
969
970 /*!< Peripheral memory map */
971 #define APB1PERIPH_BASE PERIPH_BASE
972 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
973 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
974 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL)
975
976
977 /*!< APB1 peripherals */
978 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
979 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
980 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
981 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
982 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
983 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
984 #define CRS_BASE (APB1PERIPH_BASE + 0x2000UL)
985 #define TAMP_BASE (APB1PERIPH_BASE + 0x2400UL)
986 #define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
987 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
988 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
989 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
990 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
991 #define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
992 #define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
993 #define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)
994 #define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)
995 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
996 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
997 #define USB_BASE (APB1PERIPH_BASE + 0x5C00UL) /*!< USB_IP Peripheral Registers base address */
998 #define USB_PMAADDR (APB1PERIPH_BASE + 0x6000UL) /*!< USB_IP Packet Memory Area base address */
999 #define FDCAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
1000 #define FDCAN_CONFIG_BASE (APB1PERIPH_BASE + 0x6500UL) /*!< FDCAN configuration registers base address */
1001 #define FDCAN2_BASE (APB1PERIPH_BASE + 0x6800UL)
1002 #define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
1003 #define I2C3_BASE (APB1PERIPH_BASE + 0x7800UL)
1004 #define LPTIM1_BASE (APB1PERIPH_BASE + 0x7C00UL)
1005 #define LPUART1_BASE (APB1PERIPH_BASE + 0x8000UL)
1006 #define I2C4_BASE (APB1PERIPH_BASE + 0x8400UL)
1007 #define UCPD1_BASE (APB1PERIPH_BASE + 0xA000UL)
1008 #define SRAMCAN_BASE (APB1PERIPH_BASE + 0xA400UL)
1009
1010 /*!< APB2 peripherals */
1011 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x0000UL)
1012 #define VREFBUF_BASE (APB2PERIPH_BASE + 0x0030UL)
1013 #define COMP1_BASE (APB2PERIPH_BASE + 0x0200UL)
1014 #define COMP2_BASE (APB2PERIPH_BASE + 0x0204UL)
1015 #define COMP3_BASE (APB2PERIPH_BASE + 0x0208UL)
1016 #define COMP4_BASE (APB2PERIPH_BASE + 0x020CUL)
1017 #define OPAMP_BASE (APB2PERIPH_BASE + 0x0300UL)
1018 #define OPAMP1_BASE (APB2PERIPH_BASE + 0x0300UL)
1019 #define OPAMP2_BASE (APB2PERIPH_BASE + 0x0304UL)
1020 #define OPAMP3_BASE (APB2PERIPH_BASE + 0x0308UL)
1021
1022 #define EXTI_BASE (APB2PERIPH_BASE + 0x0400UL)
1023 #define TIM1_BASE (APB2PERIPH_BASE + 0x2C00UL)
1024 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
1025 #define TIM8_BASE (APB2PERIPH_BASE + 0x3400UL)
1026 #define USART1_BASE (APB2PERIPH_BASE + 0x3800UL)
1027 #define SPI4_BASE (APB2PERIPH_BASE + 0x3C00UL)
1028 #define TIM15_BASE (APB2PERIPH_BASE + 0x4000UL)
1029 #define TIM16_BASE (APB2PERIPH_BASE + 0x4400UL)
1030 #define TIM17_BASE (APB2PERIPH_BASE + 0x4800UL)
1031 #define SAI1_BASE (APB2PERIPH_BASE + 0x5400UL)
1032 #define SAI1_Block_A_BASE (SAI1_BASE + 0x0004UL)
1033 #define SAI1_Block_B_BASE (SAI1_BASE + 0x0024UL)
1034
1035 /*!< AHB1 peripherals */
1036 #define DMA1_BASE (AHB1PERIPH_BASE)
1037 #define DMA2_BASE (AHB1PERIPH_BASE + 0x0400UL)
1038 #define DMAMUX1_BASE (AHB1PERIPH_BASE + 0x0800UL)
1039 #define CORDIC_BASE (AHB1PERIPH_BASE + 0x0C00UL)
1040 #define RCC_BASE (AHB1PERIPH_BASE + 0x1000UL)
1041 #define FMAC_BASE (AHB1PERIPH_BASE + 0x1400UL)
1042 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x2000UL)
1043 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
1044
1045 #define DMA1_Channel1_BASE (DMA1_BASE + 0x0008UL)
1046 #define DMA1_Channel2_BASE (DMA1_BASE + 0x001CUL)
1047 #define DMA1_Channel3_BASE (DMA1_BASE + 0x0030UL)
1048 #define DMA1_Channel4_BASE (DMA1_BASE + 0x0044UL)
1049 #define DMA1_Channel5_BASE (DMA1_BASE + 0x0058UL)
1050 #define DMA1_Channel6_BASE (DMA1_BASE + 0x006CUL)
1051 #define DMA1_Channel7_BASE (DMA1_BASE + 0x0080UL)
1052 #define DMA1_Channel8_BASE (DMA1_BASE + 0x0094UL)
1053
1054 #define DMA2_Channel1_BASE (DMA2_BASE + 0x0008UL)
1055 #define DMA2_Channel2_BASE (DMA2_BASE + 0x001CUL)
1056 #define DMA2_Channel3_BASE (DMA2_BASE + 0x0030UL)
1057 #define DMA2_Channel4_BASE (DMA2_BASE + 0x0044UL)
1058 #define DMA2_Channel5_BASE (DMA2_BASE + 0x0058UL)
1059 #define DMA2_Channel6_BASE (DMA2_BASE + 0x006CUL)
1060 #define DMA2_Channel7_BASE (DMA2_BASE + 0x0080UL)
1061 #define DMA2_Channel8_BASE (DMA2_BASE + 0x0094UL)
1062
1063 #define DMAMUX1_Channel0_BASE (DMAMUX1_BASE)
1064 #define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x0004UL)
1065 #define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x0008UL)
1066 #define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x000CUL)
1067 #define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x0010UL)
1068 #define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x0014UL)
1069 #define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x0018UL)
1070 #define DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x001CUL)
1071 #define DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x0020UL)
1072 #define DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x0024UL)
1073 #define DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x0028UL)
1074 #define DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x002CUL)
1075 #define DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x0030UL)
1076 #define DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x0034UL)
1077 #define DMAMUX1_Channel14_BASE (DMAMUX1_BASE + 0x0038UL)
1078 #define DMAMUX1_Channel15_BASE (DMAMUX1_BASE + 0x003CUL)
1079 #define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x0100UL)
1080 #define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x0104UL)
1081 #define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x0108UL)
1082 #define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x010CUL)
1083
1084 #define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x0080UL)
1085 #define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x0140UL)
1086
1087 /*!< AHB2 peripherals */
1088 #define GPIOA_BASE (AHB2PERIPH_BASE + 0x0000UL)
1089 #define GPIOB_BASE (AHB2PERIPH_BASE + 0x0400UL)
1090 #define GPIOC_BASE (AHB2PERIPH_BASE + 0x0800UL)
1091 #define GPIOD_BASE (AHB2PERIPH_BASE + 0x0C00UL)
1092 #define GPIOE_BASE (AHB2PERIPH_BASE + 0x1000UL)
1093 #define GPIOF_BASE (AHB2PERIPH_BASE + 0x1400UL)
1094 #define GPIOG_BASE (AHB2PERIPH_BASE + 0x1800UL)
1095
1096 #define ADC1_BASE (AHB2PERIPH_BASE + 0x08000000UL)
1097 #define ADC2_BASE (AHB2PERIPH_BASE + 0x08000100UL)
1098 #define ADC12_COMMON_BASE (AHB2PERIPH_BASE + 0x08000300UL)
1099
1100 #define DAC_BASE (AHB2PERIPH_BASE + 0x08000800UL)
1101 #define DAC1_BASE (AHB2PERIPH_BASE + 0x08000800UL)
1102 #define DAC3_BASE (AHB2PERIPH_BASE + 0x08001000UL)
1103
1104 #define RNG_BASE (AHB2PERIPH_BASE + 0x08060800UL)
1105 /* Debug MCU registers base address */
1106 #define DBGMCU_BASE (0xE0042000UL)
1107
1108 #define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */
1109 #define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */
1110 #define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */
1111 /**
1112 * @}
1113 */
1114
1115 /** @addtogroup Peripheral_declaration
1116 * @{
1117 */
1118 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1119 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1120 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1121 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1122 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1123 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1124 #define CRS ((CRS_TypeDef *) CRS_BASE)
1125 #define TAMP ((TAMP_TypeDef *) TAMP_BASE)
1126 #define RTC ((RTC_TypeDef *) RTC_BASE)
1127 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1128 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1129 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1130 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1131 #define USART2 ((USART_TypeDef *) USART2_BASE)
1132 #define USART3 ((USART_TypeDef *) USART3_BASE)
1133 #define UART4 ((USART_TypeDef *) UART4_BASE)
1134 #define UART5 ((USART_TypeDef *) UART5_BASE)
1135 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1136 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1137 #define USB ((USB_TypeDef *) USB_BASE)
1138 #define FDCAN1 ((FDCAN_GlobalTypeDef *) FDCAN1_BASE)
1139 #define FDCAN_CONFIG ((FDCAN_Config_TypeDef *) FDCAN_CONFIG_BASE)
1140 #define FDCAN2 ((FDCAN_GlobalTypeDef *) FDCAN2_BASE)
1141 #define PWR ((PWR_TypeDef *) PWR_BASE)
1142 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1143 #define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
1144 #define LPUART1 ((USART_TypeDef *) LPUART1_BASE)
1145 #define I2C4 ((I2C_TypeDef *) I2C4_BASE)
1146 #define UCPD1 ((UCPD_TypeDef *) UCPD1_BASE)
1147
1148 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1149 #define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE)
1150 #define COMP1 ((COMP_TypeDef *) COMP1_BASE)
1151 #define COMP2 ((COMP_TypeDef *) COMP2_BASE)
1152 #define COMP3 ((COMP_TypeDef *) COMP3_BASE)
1153 #define COMP4 ((COMP_TypeDef *) COMP4_BASE)
1154
1155 #define OPAMP ((OPAMP_TypeDef *) OPAMP_BASE)
1156 #define OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE)
1157 #define OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE)
1158 #define OPAMP3 ((OPAMP_TypeDef *) OPAMP3_BASE)
1159
1160 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1161 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1162 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1163 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1164 #define USART1 ((USART_TypeDef *) USART1_BASE)
1165 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
1166 #define TIM15 ((TIM_TypeDef *) TIM15_BASE)
1167 #define TIM16 ((TIM_TypeDef *) TIM16_BASE)
1168 #define TIM17 ((TIM_TypeDef *) TIM17_BASE)
1169 #define SAI1 ((SAI_TypeDef *) SAI1_BASE)
1170 #define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
1171 #define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
1172 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1173 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1174 #define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
1175 #define CORDIC ((CORDIC_TypeDef *) CORDIC_BASE)
1176 #define RCC ((RCC_TypeDef *) RCC_BASE)
1177 #define FMAC ((FMAC_TypeDef *) FMAC_BASE)
1178 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1179 #define CRC ((CRC_TypeDef *) CRC_BASE)
1180
1181 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1182 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1183 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1184 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1185 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1186 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1187 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1188 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1189 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
1190 #define ADC12_COMMON ((ADC_Common_TypeDef *) ADC12_COMMON_BASE)
1191 #define DAC ((DAC_TypeDef *) DAC_BASE)
1192 #define DAC1 ((DAC_TypeDef *) DAC1_BASE)
1193 #define DAC3 ((DAC_TypeDef *) DAC3_BASE)
1194 #define RNG ((RNG_TypeDef *) RNG_BASE)
1195
1196 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
1197 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
1198 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
1199 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
1200 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
1201 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
1202 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
1203 #define DMA1_Channel8 ((DMA_Channel_TypeDef *) DMA1_Channel8_BASE)
1204
1205 #define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
1206 #define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
1207 #define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
1208 #define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
1209 #define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
1210 #define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)
1211 #define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)
1212 #define DMA2_Channel8 ((DMA_Channel_TypeDef *) DMA2_Channel8_BASE)
1213
1214 #define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
1215 #define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
1216 #define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
1217 #define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
1218 #define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
1219 #define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
1220 #define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
1221 #define DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)
1222 #define DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)
1223 #define DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)
1224 #define DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)
1225 #define DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)
1226 #define DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE)
1227 #define DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE)
1228 #define DMAMUX1_Channel14 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel14_BASE)
1229 #define DMAMUX1_Channel15 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel15_BASE)
1230
1231 #define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
1232 #define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
1233 #define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
1234 #define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
1235
1236 #define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
1237 #define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
1238
1239
1240
1241 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1242
1243 /**
1244 * @}
1245 */
1246
1247 /** @addtogroup Exported_constants
1248 * @{
1249 */
1250
1251 /** @addtogroup Peripheral_Registers_Bits_Definition
1252 * @{
1253 */
1254
1255 /******************************************************************************/
1256 /* Peripheral Registers_Bits_Definition */
1257 /******************************************************************************/
1258
1259 /******************************************************************************/
1260 /* */
1261 /* Analog to Digital Converter */
1262 /* */
1263 /******************************************************************************/
1264
1265 /*
1266 * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)
1267 */
1268 #define ADC_MULTIMODE_SUPPORT /*!< ADC feature available only on specific devices: multimode available on devices with several ADC instances */
1269
1270 /******************** Bit definition for ADC_ISR register *******************/
1271 #define ADC_ISR_ADRDY_Pos (0U)
1272 #define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */
1273 #define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */
1274 #define ADC_ISR_EOSMP_Pos (1U)
1275 #define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */
1276 #define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */
1277 #define ADC_ISR_EOC_Pos (2U)
1278 #define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */
1279 #define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */
1280 #define ADC_ISR_EOS_Pos (3U)
1281 #define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */
1282 #define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */
1283 #define ADC_ISR_OVR_Pos (4U)
1284 #define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */
1285 #define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */
1286 #define ADC_ISR_JEOC_Pos (5U)
1287 #define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */
1288 #define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */
1289 #define ADC_ISR_JEOS_Pos (6U)
1290 #define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */
1291 #define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */
1292 #define ADC_ISR_AWD1_Pos (7U)
1293 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
1294 #define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */
1295 #define ADC_ISR_AWD2_Pos (8U)
1296 #define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */
1297 #define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */
1298 #define ADC_ISR_AWD3_Pos (9U)
1299 #define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */
1300 #define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */
1301 #define ADC_ISR_JQOVF_Pos (10U)
1302 #define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */
1303 #define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */
1304
1305 /******************** Bit definition for ADC_IER register *******************/
1306 #define ADC_IER_ADRDYIE_Pos (0U)
1307 #define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */
1308 #define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */
1309 #define ADC_IER_EOSMPIE_Pos (1U)
1310 #define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */
1311 #define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */
1312 #define ADC_IER_EOCIE_Pos (2U)
1313 #define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */
1314 #define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */
1315 #define ADC_IER_EOSIE_Pos (3U)
1316 #define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */
1317 #define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */
1318 #define ADC_IER_OVRIE_Pos (4U)
1319 #define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */
1320 #define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */
1321 #define ADC_IER_JEOCIE_Pos (5U)
1322 #define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */
1323 #define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */
1324 #define ADC_IER_JEOSIE_Pos (6U)
1325 #define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */
1326 #define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */
1327 #define ADC_IER_AWD1IE_Pos (7U)
1328 #define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */
1329 #define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */
1330 #define ADC_IER_AWD2IE_Pos (8U)
1331 #define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */
1332 #define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */
1333 #define ADC_IER_AWD3IE_Pos (9U)
1334 #define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */
1335 #define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */
1336 #define ADC_IER_JQOVFIE_Pos (10U)
1337 #define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */
1338 #define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */
1339
1340 /******************** Bit definition for ADC_CR register ********************/
1341 #define ADC_CR_ADEN_Pos (0U)
1342 #define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */
1343 #define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */
1344 #define ADC_CR_ADDIS_Pos (1U)
1345 #define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */
1346 #define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */
1347 #define ADC_CR_ADSTART_Pos (2U)
1348 #define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */
1349 #define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */
1350 #define ADC_CR_JADSTART_Pos (3U)
1351 #define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */
1352 #define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */
1353 #define ADC_CR_ADSTP_Pos (4U)
1354 #define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */
1355 #define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */
1356 #define ADC_CR_JADSTP_Pos (5U)
1357 #define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */
1358 #define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */
1359 #define ADC_CR_ADVREGEN_Pos (28U)
1360 #define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */
1361 #define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */
1362 #define ADC_CR_DEEPPWD_Pos (29U)
1363 #define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */
1364 #define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */
1365 #define ADC_CR_ADCALDIF_Pos (30U)
1366 #define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */
1367 #define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */
1368 #define ADC_CR_ADCAL_Pos (31U)
1369 #define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */
1370 #define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */
1371
1372 /******************** Bit definition for ADC_CFGR register ******************/
1373 #define ADC_CFGR_DMAEN_Pos (0U)
1374 #define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */
1375 #define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA transfer enable */
1376 #define ADC_CFGR_DMACFG_Pos (1U)
1377 #define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */
1378 #define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA transfer configuration */
1379
1380 #define ADC_CFGR_RES_Pos (3U)
1381 #define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */
1382 #define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */
1383 #define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */
1384 #define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */
1385
1386 #define ADC_CFGR_EXTSEL_Pos (5U)
1387 #define ADC_CFGR_EXTSEL_Msk (0x1FUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003E0 */
1388 #define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */
1389 #define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000020 */
1390 #define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */
1391 #define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */
1392 #define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */
1393 #define ADC_CFGR_EXTSEL_4 (0x10UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */
1394
1395 #define ADC_CFGR_EXTEN_Pos (10U)
1396 #define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */
1397 #define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */
1398 #define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */
1399 #define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */
1400
1401 #define ADC_CFGR_OVRMOD_Pos (12U)
1402 #define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */
1403 #define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */
1404 #define ADC_CFGR_CONT_Pos (13U)
1405 #define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */
1406 #define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */
1407 #define ADC_CFGR_AUTDLY_Pos (14U)
1408 #define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */
1409 #define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */
1410 #define ADC_CFGR_ALIGN_Pos (15U)
1411 #define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00008000 */
1412 #define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */
1413 #define ADC_CFGR_DISCEN_Pos (16U)
1414 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
1415 #define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */
1416
1417 #define ADC_CFGR_DISCNUM_Pos (17U)
1418 #define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */
1419 #define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC group regular sequencer discontinuous number of ranks */
1420 #define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */
1421 #define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */
1422 #define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */
1423
1424 #define ADC_CFGR_JDISCEN_Pos (20U)
1425 #define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */
1426 #define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC group injected sequencer discontinuous mode */
1427 #define ADC_CFGR_JQM_Pos (21U)
1428 #define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */
1429 #define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */
1430 #define ADC_CFGR_AWD1SGL_Pos (22U)
1431 #define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */
1432 #define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
1433 #define ADC_CFGR_AWD1EN_Pos (23U)
1434 #define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */
1435 #define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */
1436 #define ADC_CFGR_JAWD1EN_Pos (24U)
1437 #define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */
1438 #define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */
1439 #define ADC_CFGR_JAUTO_Pos (25U)
1440 #define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */
1441 #define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */
1442
1443 #define ADC_CFGR_AWD1CH_Pos (26U)
1444 #define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */
1445 #define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */
1446 #define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */
1447 #define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */
1448 #define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */
1449 #define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */
1450 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */
1451
1452 #define ADC_CFGR_JQDIS_Pos (31U)
1453 #define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x80000000 */
1454 #define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */
1455
1456 /******************** Bit definition for ADC_CFGR2 register *****************/
1457 #define ADC_CFGR2_ROVSE_Pos (0U)
1458 #define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */
1459 #define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */
1460 #define ADC_CFGR2_JOVSE_Pos (1U)
1461 #define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */
1462 #define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */
1463
1464 #define ADC_CFGR2_OVSR_Pos (2U)
1465 #define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */
1466 #define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */
1467 #define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */
1468 #define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */
1469 #define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */
1470
1471 #define ADC_CFGR2_OVSS_Pos (5U)
1472 #define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */
1473 #define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */
1474 #define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */
1475 #define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */
1476 #define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */
1477 #define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */
1478
1479 #define ADC_CFGR2_TROVS_Pos (9U)
1480 #define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */
1481 #define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
1482 #define ADC_CFGR2_ROVSM_Pos (10U)
1483 #define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */
1484 #define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */
1485
1486 #define ADC_CFGR2_GCOMP_Pos (16U)
1487 #define ADC_CFGR2_GCOMP_Msk (0x1UL << ADC_CFGR2_GCOMP_Pos) /*!< 0x00010000 */
1488 #define ADC_CFGR2_GCOMP ADC_CFGR2_GCOMP_Msk /*!< ADC Gain Compensation mode */
1489
1490 #define ADC_CFGR2_SWTRIG_Pos (25U)
1491 #define ADC_CFGR2_SWTRIG_Msk (0x1UL << ADC_CFGR2_SWTRIG_Pos) /*!< 0x02000000 */
1492 #define ADC_CFGR2_SWTRIG ADC_CFGR2_SWTRIG_Msk /*!< ADC Software Trigger Bit for Sample time control trigger mode */
1493 #define ADC_CFGR2_BULB_Pos (26U)
1494 #define ADC_CFGR2_BULB_Msk (0x1UL << ADC_CFGR2_BULB_Pos) /*!< 0x04000000 */
1495 #define ADC_CFGR2_BULB ADC_CFGR2_BULB_Msk /*!< ADC Bulb sampling mode */
1496 #define ADC_CFGR2_SMPTRIG_Pos (27U)
1497 #define ADC_CFGR2_SMPTRIG_Msk (0x1UL << ADC_CFGR2_SMPTRIG_Pos) /*!< 0x08000000 */
1498 #define ADC_CFGR2_SMPTRIG ADC_CFGR2_SMPTRIG_Msk /*!< ADC Sample Time Control Trigger mode */
1499
1500 #define ADC_CFGR2_LFTRIG_Pos (29U)
1501 #define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */
1502 #define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC Low Frequency Trigger */
1503
1504 /******************** Bit definition for ADC_SMPR1 register *****************/
1505 #define ADC_SMPR1_SMP0_Pos (0U)
1506 #define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */
1507 #define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */
1508 #define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */
1509 #define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */
1510 #define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */
1511
1512 #define ADC_SMPR1_SMP1_Pos (3U)
1513 #define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */
1514 #define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */
1515 #define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */
1516 #define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */
1517 #define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */
1518
1519 #define ADC_SMPR1_SMP2_Pos (6U)
1520 #define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */
1521 #define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */
1522 #define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */
1523 #define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */
1524 #define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */
1525
1526 #define ADC_SMPR1_SMP3_Pos (9U)
1527 #define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */
1528 #define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */
1529 #define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */
1530 #define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */
1531 #define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */
1532
1533 #define ADC_SMPR1_SMP4_Pos (12U)
1534 #define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */
1535 #define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */
1536 #define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */
1537 #define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */
1538 #define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */
1539
1540 #define ADC_SMPR1_SMP5_Pos (15U)
1541 #define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */
1542 #define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */
1543 #define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */
1544 #define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */
1545 #define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */
1546
1547 #define ADC_SMPR1_SMP6_Pos (18U)
1548 #define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */
1549 #define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */
1550 #define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */
1551 #define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */
1552 #define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */
1553
1554 #define ADC_SMPR1_SMP7_Pos (21U)
1555 #define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */
1556 #define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */
1557 #define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */
1558 #define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */
1559 #define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */
1560
1561 #define ADC_SMPR1_SMP8_Pos (24U)
1562 #define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */
1563 #define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */
1564 #define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */
1565 #define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */
1566 #define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */
1567
1568 #define ADC_SMPR1_SMP9_Pos (27U)
1569 #define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */
1570 #define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */
1571 #define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */
1572 #define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */
1573 #define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */
1574
1575 #define ADC_SMPR1_SMPPLUS_Pos (31U)
1576 #define ADC_SMPR1_SMPPLUS_Msk (0x1UL << ADC_SMPR1_SMPPLUS_Pos) /*!< 0x80000000 */
1577 #define ADC_SMPR1_SMPPLUS ADC_SMPR1_SMPPLUS_Msk /*!< ADC channels sampling time additional setting */
1578
1579 /******************** Bit definition for ADC_SMPR2 register *****************/
1580 #define ADC_SMPR2_SMP10_Pos (0U)
1581 #define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */
1582 #define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */
1583 #define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */
1584 #define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */
1585 #define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */
1586
1587 #define ADC_SMPR2_SMP11_Pos (3U)
1588 #define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */
1589 #define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */
1590 #define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */
1591 #define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */
1592 #define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */
1593
1594 #define ADC_SMPR2_SMP12_Pos (6U)
1595 #define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */
1596 #define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */
1597 #define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */
1598 #define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */
1599 #define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */
1600
1601 #define ADC_SMPR2_SMP13_Pos (9U)
1602 #define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */
1603 #define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */
1604 #define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */
1605 #define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */
1606 #define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */
1607
1608 #define ADC_SMPR2_SMP14_Pos (12U)
1609 #define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */
1610 #define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */
1611 #define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */
1612 #define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */
1613 #define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */
1614
1615 #define ADC_SMPR2_SMP15_Pos (15U)
1616 #define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */
1617 #define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */
1618 #define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */
1619 #define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */
1620 #define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */
1621
1622 #define ADC_SMPR2_SMP16_Pos (18U)
1623 #define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */
1624 #define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */
1625 #define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */
1626 #define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */
1627 #define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */
1628
1629 #define ADC_SMPR2_SMP17_Pos (21U)
1630 #define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */
1631 #define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */
1632 #define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */
1633 #define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */
1634 #define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */
1635
1636 #define ADC_SMPR2_SMP18_Pos (24U)
1637 #define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */
1638 #define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */
1639 #define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */
1640 #define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */
1641 #define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */
1642
1643 /******************** Bit definition for ADC_TR1 register *******************/
1644 #define ADC_TR1_LT1_Pos (0U)
1645 #define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */
1646 #define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */
1647
1648 #define ADC_TR1_AWDFILT_Pos (12U)
1649 #define ADC_TR1_AWDFILT_Msk (0x7UL << ADC_TR1_AWDFILT_Pos) /*!< 0x00007000 */
1650 #define ADC_TR1_AWDFILT ADC_TR1_AWDFILT_Msk /*!< ADC analog watchdog filtering parameter */
1651 #define ADC_TR1_AWDFILT_0 (0x1UL << ADC_TR1_AWDFILT_Pos) /*!< 0x00001000 */
1652 #define ADC_TR1_AWDFILT_1 (0x2UL << ADC_TR1_AWDFILT_Pos) /*!< 0x00002000 */
1653 #define ADC_TR1_AWDFILT_2 (0x4UL << ADC_TR1_AWDFILT_Pos) /*!< 0x00004000 */
1654
1655 #define ADC_TR1_HT1_Pos (16U)
1656 #define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */
1657 #define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC analog watchdog 1 threshold high */
1658
1659 /******************** Bit definition for ADC_TR2 register *******************/
1660 #define ADC_TR2_LT2_Pos (0U)
1661 #define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */
1662 #define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */
1663
1664 #define ADC_TR2_HT2_Pos (16U)
1665 #define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */
1666 #define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */
1667
1668 /******************** Bit definition for ADC_TR3 register *******************/
1669 #define ADC_TR3_LT3_Pos (0U)
1670 #define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */
1671 #define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */
1672
1673 #define ADC_TR3_HT3_Pos (16U)
1674 #define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */
1675 #define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */
1676
1677 /******************** Bit definition for ADC_SQR1 register ******************/
1678 #define ADC_SQR1_L_Pos (0U)
1679 #define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */
1680 #define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */
1681 #define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */
1682 #define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */
1683 #define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */
1684 #define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */
1685
1686 #define ADC_SQR1_SQ1_Pos (6U)
1687 #define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */
1688 #define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */
1689 #define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */
1690 #define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */
1691 #define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */
1692 #define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */
1693 #define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */
1694
1695 #define ADC_SQR1_SQ2_Pos (12U)
1696 #define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */
1697 #define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */
1698 #define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */
1699 #define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */
1700 #define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */
1701 #define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */
1702 #define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */
1703
1704 #define ADC_SQR1_SQ3_Pos (18U)
1705 #define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */
1706 #define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */
1707 #define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */
1708 #define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */
1709 #define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */
1710 #define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */
1711 #define ADC_SQR1_SQ3_4 (0x10UL<< ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */
1712
1713 #define ADC_SQR1_SQ4_Pos (24U)
1714 #define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */
1715 #define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */
1716 #define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */
1717 #define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */
1718 #define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */
1719 #define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */
1720 #define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */
1721
1722 /******************** Bit definition for ADC_SQR2 register ******************/
1723 #define ADC_SQR2_SQ5_Pos (0U)
1724 #define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */
1725 #define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */
1726 #define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */
1727 #define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */
1728 #define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */
1729 #define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */
1730 #define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */
1731
1732 #define ADC_SQR2_SQ6_Pos (6U)
1733 #define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */
1734 #define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */
1735 #define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */
1736 #define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */
1737 #define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */
1738 #define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */
1739 #define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */
1740
1741 #define ADC_SQR2_SQ7_Pos (12U)
1742 #define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */
1743 #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */
1744 #define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */
1745 #define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */
1746 #define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */
1747 #define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */
1748 #define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */
1749
1750 #define ADC_SQR2_SQ8_Pos (18U)
1751 #define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */
1752 #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */
1753 #define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */
1754 #define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */
1755 #define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */
1756 #define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */
1757 #define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */
1758
1759 #define ADC_SQR2_SQ9_Pos (24U)
1760 #define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */
1761 #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */
1762 #define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */
1763 #define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */
1764 #define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */
1765 #define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */
1766 #define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */
1767
1768 /******************** Bit definition for ADC_SQR3 register ******************/
1769 #define ADC_SQR3_SQ10_Pos (0U)
1770 #define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */
1771 #define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */
1772 #define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */
1773 #define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */
1774 #define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */
1775 #define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */
1776 #define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */
1777
1778 #define ADC_SQR3_SQ11_Pos (6U)
1779 #define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */
1780 #define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */
1781 #define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */
1782 #define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */
1783 #define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */
1784 #define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */
1785 #define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */
1786
1787 #define ADC_SQR3_SQ12_Pos (12U)
1788 #define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */
1789 #define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */
1790 #define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */
1791 #define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */
1792 #define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */
1793 #define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */
1794 #define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */
1795
1796 #define ADC_SQR3_SQ13_Pos (18U)
1797 #define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */
1798 #define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */
1799 #define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */
1800 #define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */
1801 #define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */
1802 #define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */
1803 #define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */
1804
1805 #define ADC_SQR3_SQ14_Pos (24U)
1806 #define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */
1807 #define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */
1808 #define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */
1809 #define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */
1810 #define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */
1811 #define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */
1812 #define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */
1813
1814 /******************** Bit definition for ADC_SQR4 register ******************/
1815 #define ADC_SQR4_SQ15_Pos (0U)
1816 #define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */
1817 #define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */
1818 #define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */
1819 #define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */
1820 #define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */
1821 #define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */
1822 #define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */
1823
1824 #define ADC_SQR4_SQ16_Pos (6U)
1825 #define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */
1826 #define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */
1827 #define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */
1828 #define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */
1829 #define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */
1830 #define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */
1831 #define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */
1832
1833 /******************** Bit definition for ADC_DR register ********************/
1834 #define ADC_DR_RDATA_Pos (0U)
1835 #define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */
1836 #define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */
1837
1838 /******************** Bit definition for ADC_JSQR register ******************/
1839 #define ADC_JSQR_JL_Pos (0U)
1840 #define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */
1841 #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */
1842 #define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */
1843 #define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */
1844
1845 #define ADC_JSQR_JEXTSEL_Pos (2U)
1846 #define ADC_JSQR_JEXTSEL_Msk (0x1FUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000007C */
1847 #define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */
1848 #define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */
1849 #define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */
1850 #define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */
1851 #define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */
1852 #define ADC_JSQR_JEXTSEL_4 (0x10UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000040 */
1853
1854 #define ADC_JSQR_JEXTEN_Pos (7U)
1855 #define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000180 */
1856 #define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */
1857 #define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */
1858 #define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000100 */
1859
1860 #define ADC_JSQR_JSQ1_Pos (9U)
1861 #define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00003E00 */
1862 #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */
1863 #define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */
1864 #define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */
1865 #define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */
1866 #define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */
1867 #define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00002000 */
1868
1869 #define ADC_JSQR_JSQ2_Pos (15U)
1870 #define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */
1871 #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */
1872 #define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */
1873 #define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */
1874 #define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */
1875 #define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */
1876 #define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */
1877
1878 #define ADC_JSQR_JSQ3_Pos (21U)
1879 #define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x03E00000 */
1880 #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */
1881 #define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */
1882 #define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */
1883 #define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */
1884 #define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */
1885 #define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x02000000 */
1886
1887 #define ADC_JSQR_JSQ4_Pos (27U)
1888 #define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0xF8000000 */
1889 #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */
1890 #define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */
1891 #define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */
1892 #define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */
1893 #define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */
1894 #define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x80000000 */
1895
1896 /******************** Bit definition for ADC_OFR1 register ******************/
1897 #define ADC_OFR1_OFFSET1_Pos (0U)
1898 #define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */
1899 #define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */
1900
1901 #define ADC_OFR1_OFFSETPOS_Pos (24U)
1902 #define ADC_OFR1_OFFSETPOS_Msk (0x1UL << ADC_OFR1_OFFSETPOS_Pos) /*!< 0x01000000 */
1903 #define ADC_OFR1_OFFSETPOS ADC_OFR1_OFFSETPOS_Msk /*!< ADC offset number 1 positive */
1904 #define ADC_OFR1_SATEN_Pos (25U)
1905 #define ADC_OFR1_SATEN_Msk (0x1UL << ADC_OFR1_SATEN_Pos) /*!< 0x02000000 */
1906 #define ADC_OFR1_SATEN ADC_OFR1_SATEN_Msk /*!< ADC offset number 1 saturation enable */
1907
1908 #define ADC_OFR1_OFFSET1_CH_Pos (26U)
1909 #define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */
1910 #define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */
1911 #define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */
1912 #define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */
1913 #define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */
1914 #define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */
1915 #define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */
1916
1917 #define ADC_OFR1_OFFSET1_EN_Pos (31U)
1918 #define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */
1919 #define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */
1920
1921 /******************** Bit definition for ADC_OFR2 register ******************/
1922 #define ADC_OFR2_OFFSET2_Pos (0U)
1923 #define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */
1924 #define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */
1925
1926 #define ADC_OFR2_OFFSETPOS_Pos (24U)
1927 #define ADC_OFR2_OFFSETPOS_Msk (0x1UL << ADC_OFR2_OFFSETPOS_Pos) /*!< 0x01000000 */
1928 #define ADC_OFR2_OFFSETPOS ADC_OFR2_OFFSETPOS_Msk /*!< ADC offset number 2 positive */
1929 #define ADC_OFR2_SATEN_Pos (25U)
1930 #define ADC_OFR2_SATEN_Msk (0x1UL << ADC_OFR2_SATEN_Pos) /*!< 0x02000000 */
1931 #define ADC_OFR2_SATEN ADC_OFR2_SATEN_Msk /*!< ADC offset number 2 saturation enable */
1932
1933 #define ADC_OFR2_OFFSET2_CH_Pos (26U)
1934 #define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */
1935 #define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */
1936 #define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */
1937 #define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */
1938 #define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */
1939 #define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */
1940 #define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */
1941
1942 #define ADC_OFR2_OFFSET2_EN_Pos (31U)
1943 #define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */
1944 #define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */
1945
1946 /******************** Bit definition for ADC_OFR3 register ******************/
1947 #define ADC_OFR3_OFFSET3_Pos (0U)
1948 #define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */
1949 #define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */
1950
1951 #define ADC_OFR3_OFFSETPOS_Pos (24U)
1952 #define ADC_OFR3_OFFSETPOS_Msk (0x1UL << ADC_OFR3_OFFSETPOS_Pos) /*!< 0x01000000 */
1953 #define ADC_OFR3_OFFSETPOS ADC_OFR3_OFFSETPOS_Msk /*!< ADC offset number 3 positive */
1954 #define ADC_OFR3_SATEN_Pos (25U)
1955 #define ADC_OFR3_SATEN_Msk (0x1UL << ADC_OFR3_SATEN_Pos) /*!< 0x02000000 */
1956 #define ADC_OFR3_SATEN ADC_OFR3_SATEN_Msk /*!< ADC offset number 3 saturation enable */
1957
1958 #define ADC_OFR3_OFFSET3_CH_Pos (26U)
1959 #define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */
1960 #define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */
1961 #define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */
1962 #define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */
1963 #define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */
1964 #define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */
1965 #define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */
1966
1967 #define ADC_OFR3_OFFSET3_EN_Pos (31U)
1968 #define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */
1969 #define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */
1970
1971 /******************** Bit definition for ADC_OFR4 register ******************/
1972 #define ADC_OFR4_OFFSET4_Pos (0U)
1973 #define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */
1974 #define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */
1975
1976 #define ADC_OFR4_OFFSETPOS_Pos (24U)
1977 #define ADC_OFR4_OFFSETPOS_Msk (0x1UL << ADC_OFR4_OFFSETPOS_Pos) /*!< 0x01000000 */
1978 #define ADC_OFR4_OFFSETPOS ADC_OFR4_OFFSETPOS_Msk /*!< ADC offset number 4 positive */
1979 #define ADC_OFR4_SATEN_Pos (25U)
1980 #define ADC_OFR4_SATEN_Msk (0x1UL << ADC_OFR4_SATEN_Pos) /*!< 0x02000000 */
1981 #define ADC_OFR4_SATEN ADC_OFR4_SATEN_Msk /*!< ADC offset number 4 saturation enable */
1982
1983 #define ADC_OFR4_OFFSET4_CH_Pos (26U)
1984 #define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */
1985 #define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */
1986 #define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */
1987 #define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */
1988 #define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */
1989 #define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */
1990 #define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */
1991
1992 #define ADC_OFR4_OFFSET4_EN_Pos (31U)
1993 #define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */
1994 #define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */
1995
1996 /******************** Bit definition for ADC_JDR1 register ******************/
1997 #define ADC_JDR1_JDATA_Pos (0U)
1998 #define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
1999 #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */
2000
2001 /******************** Bit definition for ADC_JDR2 register ******************/
2002 #define ADC_JDR2_JDATA_Pos (0U)
2003 #define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
2004 #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */
2005
2006 /******************** Bit definition for ADC_JDR3 register ******************/
2007 #define ADC_JDR3_JDATA_Pos (0U)
2008 #define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
2009 #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */
2010
2011 /******************** Bit definition for ADC_JDR4 register ******************/
2012 #define ADC_JDR4_JDATA_Pos (0U)
2013 #define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
2014 #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */
2015
2016 /******************** Bit definition for ADC_AWD2CR register ****************/
2017 #define ADC_AWD2CR_AWD2CH_Pos (0U)
2018 #define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */
2019 #define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */
2020 #define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */
2021 #define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */
2022 #define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */
2023 #define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */
2024 #define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */
2025 #define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */
2026 #define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */
2027 #define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */
2028 #define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */
2029 #define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */
2030 #define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */
2031 #define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */
2032 #define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */
2033 #define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */
2034 #define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */
2035 #define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */
2036 #define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */
2037 #define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */
2038 #define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */
2039
2040 /******************** Bit definition for ADC_AWD3CR register ****************/
2041 #define ADC_AWD3CR_AWD3CH_Pos (0U)
2042 #define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */
2043 #define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */
2044 #define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */
2045 #define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */
2046 #define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */
2047 #define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */
2048 #define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */
2049 #define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */
2050 #define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */
2051 #define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */
2052 #define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */
2053 #define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */
2054 #define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */
2055 #define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */
2056 #define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */
2057 #define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */
2058 #define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */
2059 #define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */
2060 #define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */
2061 #define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */
2062 #define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */
2063
2064 /******************** Bit definition for ADC_DIFSEL register ****************/
2065 #define ADC_DIFSEL_DIFSEL_Pos (0U)
2066 #define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */
2067 #define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */
2068 #define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */
2069 #define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */
2070 #define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */
2071 #define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */
2072 #define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */
2073 #define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */
2074 #define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */
2075 #define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */
2076 #define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */
2077 #define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */
2078 #define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */
2079 #define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */
2080 #define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */
2081 #define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */
2082 #define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */
2083 #define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */
2084 #define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */
2085 #define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */
2086 #define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */
2087
2088 /******************** Bit definition for ADC_CALFACT register ***************/
2089 #define ADC_CALFACT_CALFACT_S_Pos (0U)
2090 #define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */
2091 #define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */
2092 #define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */
2093 #define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */
2094 #define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */
2095 #define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */
2096 #define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */
2097 #define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */
2098 #define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000030 */
2099
2100 #define ADC_CALFACT_CALFACT_D_Pos (16U)
2101 #define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */
2102 #define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */
2103 #define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */
2104 #define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */
2105 #define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */
2106 #define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */
2107 #define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */
2108 #define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */
2109 #define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00300000 */
2110
2111 /******************** Bit definition for ADC_GCOMP register *****************/
2112 #define ADC_GCOMP_GCOMPCOEFF_Pos (0U)
2113 #define ADC_GCOMP_GCOMPCOEFF_Msk (0x3FFFUL << ADC_GCOMP_GCOMPCOEFF_Pos) /*!< 0x00003FFF */
2114 #define ADC_GCOMP_GCOMPCOEFF ADC_GCOMP_GCOMPCOEFF_Msk /*!< ADC Gain Compensation Coefficient */
2115
2116 /************************* ADC Common registers *****************************/
2117 /******************** Bit definition for ADC_CSR register *******************/
2118 #define ADC_CSR_ADRDY_MST_Pos (0U)
2119 #define ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos) /*!< 0x00000001 */
2120 #define ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk /*!< ADC multimode master ready flag */
2121 #define ADC_CSR_EOSMP_MST_Pos (1U)
2122 #define ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos) /*!< 0x00000002 */
2123 #define ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk /*!< ADC multimode master group regular end of sampling flag */
2124 #define ADC_CSR_EOC_MST_Pos (2U)
2125 #define ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos) /*!< 0x00000004 */
2126 #define ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk /*!< ADC multimode master group regular end of unitary conversion flag */
2127 #define ADC_CSR_EOS_MST_Pos (3U)
2128 #define ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos) /*!< 0x00000008 */
2129 #define ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk /*!< ADC multimode master group regular end of sequence conversions flag */
2130 #define ADC_CSR_OVR_MST_Pos (4U)
2131 #define ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos) /*!< 0x00000010 */
2132 #define ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk /*!< ADC multimode master group regular overrun flag */
2133 #define ADC_CSR_JEOC_MST_Pos (5U)
2134 #define ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos) /*!< 0x00000020 */
2135 #define ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk /*!< ADC multimode master group injected end of unitary conversion flag */
2136 #define ADC_CSR_JEOS_MST_Pos (6U)
2137 #define ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos) /*!< 0x00000040 */
2138 #define ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk /*!< ADC multimode master group injected end of sequence conversions flag */
2139 #define ADC_CSR_AWD1_MST_Pos (7U)
2140 #define ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos) /*!< 0x00000080 */
2141 #define ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk /*!< ADC multimode master analog watchdog 1 flag */
2142 #define ADC_CSR_AWD2_MST_Pos (8U)
2143 #define ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos) /*!< 0x00000100 */
2144 #define ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk /*!< ADC multimode master analog watchdog 2 flag */
2145 #define ADC_CSR_AWD3_MST_Pos (9U)
2146 #define ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos) /*!< 0x00000200 */
2147 #define ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk /*!< ADC multimode master analog watchdog 3 flag */
2148 #define ADC_CSR_JQOVF_MST_Pos (10U)
2149 #define ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos) /*!< 0x00000400 */
2150 #define ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk /*!< ADC multimode master group injected contexts queue overflow flag */
2151
2152 #define ADC_CSR_ADRDY_SLV_Pos (16U)
2153 #define ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos) /*!< 0x00010000 */
2154 #define ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk /*!< ADC multimode slave ready flag */
2155 #define ADC_CSR_EOSMP_SLV_Pos (17U)
2156 #define ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos) /*!< 0x00020000 */
2157 #define ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk /*!< ADC multimode slave group regular end of sampling flag */
2158 #define ADC_CSR_EOC_SLV_Pos (18U)
2159 #define ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos) /*!< 0x00040000 */
2160 #define ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk /*!< ADC multimode slave group regular end of unitary conversion flag */
2161 #define ADC_CSR_EOS_SLV_Pos (19U)
2162 #define ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos) /*!< 0x00080000 */
2163 #define ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk /*!< ADC multimode slave group regular end of sequence conversions flag */
2164 #define ADC_CSR_OVR_SLV_Pos (20U)
2165 #define ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos) /*!< 0x00100000 */
2166 #define ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk /*!< ADC multimode slave group regular overrun flag */
2167 #define ADC_CSR_JEOC_SLV_Pos (21U)
2168 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
2169 #define ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk /*!< ADC multimode slave group injected end of unitary conversion flag */
2170 #define ADC_CSR_JEOS_SLV_Pos (22U)
2171 #define ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos) /*!< 0x00400000 */
2172 #define ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk /*!< ADC multimode slave group injected end of sequence conversions flag */
2173 #define ADC_CSR_AWD1_SLV_Pos (23U)
2174 #define ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos) /*!< 0x00800000 */
2175 #define ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk /*!< ADC multimode slave analog watchdog 1 flag */
2176 #define ADC_CSR_AWD2_SLV_Pos (24U)
2177 #define ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos) /*!< 0x01000000 */
2178 #define ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk /*!< ADC multimode slave analog watchdog 2 flag */
2179 #define ADC_CSR_AWD3_SLV_Pos (25U)
2180 #define ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos) /*!< 0x02000000 */
2181 #define ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk /*!< ADC multimode slave analog watchdog 3 flag */
2182 #define ADC_CSR_JQOVF_SLV_Pos (26U)
2183 #define ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos) /*!< 0x04000000 */
2184 #define ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk /*!< ADC multimode slave group injected contexts queue overflow flag */
2185
2186 /******************** Bit definition for ADC_CCR register *******************/
2187 #define ADC_CCR_DUAL_Pos (0U)
2188 #define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */
2189 #define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */
2190 #define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */
2191 #define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */
2192 #define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */
2193 #define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */
2194 #define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */
2195
2196 #define ADC_CCR_DELAY_Pos (8U)
2197 #define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */
2198 #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */
2199 #define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */
2200 #define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */
2201 #define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */
2202 #define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */
2203
2204 #define ADC_CCR_DMACFG_Pos (13U)
2205 #define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */
2206 #define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */
2207
2208 #define ADC_CCR_MDMA_Pos (14U)
2209 #define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */
2210 #define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */
2211 #define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */
2212 #define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */
2213
2214 #define ADC_CCR_CKMODE_Pos (16U)
2215 #define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */
2216 #define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */
2217 #define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */
2218 #define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */
2219
2220 #define ADC_CCR_PRESC_Pos (18U)
2221 #define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */
2222 #define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */
2223 #define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */
2224 #define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */
2225 #define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */
2226 #define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */
2227
2228 #define ADC_CCR_VREFEN_Pos (22U)
2229 #define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */
2230 #define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */
2231 #define ADC_CCR_VSENSESEL_Pos (23U)
2232 #define ADC_CCR_VSENSESEL_Msk (0x1UL << ADC_CCR_VSENSESEL_Pos) /*!< 0x00800000 */
2233 #define ADC_CCR_VSENSESEL ADC_CCR_VSENSESEL_Msk /*!< ADC internal path to temperature sensor enable */
2234 #define ADC_CCR_VBATSEL_Pos (24U)
2235 #define ADC_CCR_VBATSEL_Msk (0x1UL << ADC_CCR_VBATSEL_Pos) /*!< 0x01000000 */
2236 #define ADC_CCR_VBATSEL ADC_CCR_VBATSEL_Msk /*!< ADC internal path to battery voltage enable */
2237
2238 /******************** Bit definition for ADC_CDR register *******************/
2239 #define ADC_CDR_RDATA_MST_Pos (0U)
2240 #define ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos) /*!< 0x0000FFFF */
2241 #define ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk /*!< ADC multimode master group regular conversion data */
2242
2243 #define ADC_CDR_RDATA_SLV_Pos (16U)
2244 #define ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos) /*!< 0xFFFF0000 */
2245 #define ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk /*!< ADC multimode slave group regular conversion data */
2246
2247
2248 /******************************************************************************/
2249 /* */
2250 /* Analog Comparators (COMP) */
2251 /* */
2252 /******************************************************************************/
2253 /********************** Bit definition for COMP_CSR register ****************/
2254 #define COMP_CSR_EN_Pos (0U)
2255 #define COMP_CSR_EN_Msk (0x1UL << COMP_CSR_EN_Pos) /*!< 0x00000001 */
2256 #define COMP_CSR_EN COMP_CSR_EN_Msk /*!< Comparator enable */
2257
2258 #define COMP_CSR_DEGLITCHEN_Pos (1U)
2259 #define COMP_CSR_DEGLITCHEN_Msk (0x1UL << COMP_CSR_DEGLITCHEN_Pos) /*!< 0x00000002 */
2260 #define COMP_CSR_DEGLITCHEN COMP_CSR_DEGLITCHEN_Msk /*!< Comparator deglitcher enable */
2261
2262 #define COMP_CSR_INMSEL_Pos (4U)
2263 #define COMP_CSR_INMSEL_Msk (0xFUL << COMP_CSR_INMSEL_Pos) /*!< 0x00000070 */
2264 #define COMP_CSR_INMSEL COMP_CSR_INMSEL_Msk /*!< Comparator input minus selection */
2265 #define COMP_CSR_INMSEL_0 (0x1UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000010 */
2266 #define COMP_CSR_INMSEL_1 (0x2UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000020 */
2267 #define COMP_CSR_INMSEL_2 (0x4UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000040 */
2268 #define COMP_CSR_INMSEL_3 (0x8UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000080 */
2269
2270 #define COMP_CSR_INPSEL_Pos (8U)
2271 #define COMP_CSR_INPSEL_Msk (0x1UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000100 */
2272 #define COMP_CSR_INPSEL COMP_CSR_INPSEL_Msk /*!< Comparator input plus selection */
2273
2274 #define COMP_CSR_POLARITY_Pos (15U)
2275 #define COMP_CSR_POLARITY_Msk (0x1UL << COMP_CSR_POLARITY_Pos) /*!< 0x00008000 */
2276 #define COMP_CSR_POLARITY COMP_CSR_POLARITY_Msk /*!< Comparator output polarity */
2277
2278 #define COMP_CSR_HYST_Pos (16U)
2279 #define COMP_CSR_HYST_Msk (0x7UL << COMP_CSR_HYST_Pos) /*!< 0x00070000 */
2280 #define COMP_CSR_HYST COMP_CSR_HYST_Msk /*!< Comparator hysteresis */
2281 #define COMP_CSR_HYST_0 (0x1UL << COMP_CSR_HYST_Pos) /*!< 0x00010000 */
2282 #define COMP_CSR_HYST_1 (0x2UL << COMP_CSR_HYST_Pos) /*!< 0x00020000 */
2283 #define COMP_CSR_HYST_2 (0x4UL << COMP_CSR_HYST_Pos) /*!< 0x00040000 */
2284
2285 #define COMP_CSR_BLANKING_Pos (19U)
2286 #define COMP_CSR_BLANKING_Msk (0x7UL << COMP_CSR_BLANKING_Pos) /*!< 0x00380000 */
2287 #define COMP_CSR_BLANKING COMP_CSR_BLANKING_Msk /*!< Comparator blanking source */
2288 #define COMP_CSR_BLANKING_0 (0x1UL << COMP_CSR_BLANKING_Pos) /*!< 0x00080000 */
2289 #define COMP_CSR_BLANKING_1 (0x2UL << COMP_CSR_BLANKING_Pos) /*!< 0x00100000 */
2290 #define COMP_CSR_BLANKING_2 (0x4UL << COMP_CSR_BLANKING_Pos) /*!< 0x00200000 */
2291
2292 #define COMP_CSR_BRGEN_Pos (22U)
2293 #define COMP_CSR_BRGEN_Msk (0x1UL << COMP_CSR_BRGEN_Pos) /*!< 0x00400000 */
2294 #define COMP_CSR_BRGEN COMP_CSR_BRGEN_Msk /*!< Comparator voltage scaler enable */
2295
2296 #define COMP_CSR_SCALEN_Pos (23U)
2297 #define COMP_CSR_SCALEN_Msk (0x1UL << COMP_CSR_SCALEN_Pos) /*!< 0x00800000 */
2298 #define COMP_CSR_SCALEN COMP_CSR_SCALEN_Msk /*!< Comparator scaler bridge enable */
2299
2300 #define COMP_CSR_VALUE_Pos (30U)
2301 #define COMP_CSR_VALUE_Msk (0x1UL << COMP_CSR_VALUE_Pos) /*!< 0x40000000 */
2302 #define COMP_CSR_VALUE COMP_CSR_VALUE_Msk /*!< Comparator output level */
2303
2304 #define COMP_CSR_LOCK_Pos (31U)
2305 #define COMP_CSR_LOCK_Msk (0x1UL << COMP_CSR_LOCK_Pos) /*!< 0x80000000 */
2306 #define COMP_CSR_LOCK COMP_CSR_LOCK_Msk /*!< Comparator lock */
2307
2308 /******************************************************************************/
2309 /* */
2310 /* CORDIC calculation unit */
2311 /* */
2312 /******************************************************************************/
2313 /******************* Bit definition for CORDIC_CSR register *****************/
2314 #define CORDIC_CSR_FUNC_Pos (0U)
2315 #define CORDIC_CSR_FUNC_Msk (0xFUL << CORDIC_CSR_FUNC_Pos) /*!< 0x0000000F */
2316 #define CORDIC_CSR_FUNC CORDIC_CSR_FUNC_Msk /*!< Function */
2317 #define CORDIC_CSR_FUNC_0 (0x1UL << CORDIC_CSR_FUNC_Pos) /*!< 0x00000001 */
2318 #define CORDIC_CSR_FUNC_1 (0x2UL << CORDIC_CSR_FUNC_Pos) /*!< 0x00000002 */
2319 #define CORDIC_CSR_FUNC_2 (0x4UL << CORDIC_CSR_FUNC_Pos) /*!< 0x00000004 */
2320 #define CORDIC_CSR_FUNC_3 (0x8UL << CORDIC_CSR_FUNC_Pos) /*!< 0x00000008 */
2321 #define CORDIC_CSR_PRECISION_Pos (4U)
2322 #define CORDIC_CSR_PRECISION_Msk (0xFUL << CORDIC_CSR_PRECISION_Pos) /*!< 0x000000F0 */
2323 #define CORDIC_CSR_PRECISION CORDIC_CSR_PRECISION_Msk /*!< Precision */
2324 #define CORDIC_CSR_PRECISION_0 (0x1UL << CORDIC_CSR_PRECISION_Pos) /*!< 0x00000010 */
2325 #define CORDIC_CSR_PRECISION_1 (0x2UL << CORDIC_CSR_PRECISION_Pos) /*!< 0x00000020 */
2326 #define CORDIC_CSR_PRECISION_2 (0x4UL << CORDIC_CSR_PRECISION_Pos) /*!< 0x00000040 */
2327 #define CORDIC_CSR_PRECISION_3 (0x8UL << CORDIC_CSR_PRECISION_Pos) /*!< 0x00000080 */
2328 #define CORDIC_CSR_SCALE_Pos (8U)
2329 #define CORDIC_CSR_SCALE_Msk (0x7UL << CORDIC_CSR_SCALE_Pos) /*!< 0x00000700 */
2330 #define CORDIC_CSR_SCALE CORDIC_CSR_SCALE_Msk /*!< Scaling factor */
2331 #define CORDIC_CSR_SCALE_0 (0x1UL << CORDIC_CSR_SCALE_Pos) /*!< 0x00000100 */
2332 #define CORDIC_CSR_SCALE_1 (0x2UL << CORDIC_CSR_SCALE_Pos) /*!< 0x00000200 */
2333 #define CORDIC_CSR_SCALE_2 (0x4UL << CORDIC_CSR_SCALE_Pos) /*!< 0x00000400 */
2334 #define CORDIC_CSR_IEN_Pos (16U)
2335 #define CORDIC_CSR_IEN_Msk (0x1UL << CORDIC_CSR_IEN_Pos) /*!< 0x00010000 */
2336 #define CORDIC_CSR_IEN CORDIC_CSR_IEN_Msk /*!< Interrupt Enable */
2337 #define CORDIC_CSR_DMAREN_Pos (17U)
2338 #define CORDIC_CSR_DMAREN_Msk (0x1UL << CORDIC_CSR_DMAREN_Pos) /*!< 0x00020000 */
2339 #define CORDIC_CSR_DMAREN CORDIC_CSR_DMAREN_Msk /*!< DMA Read channel Enable */
2340 #define CORDIC_CSR_DMAWEN_Pos (18U)
2341 #define CORDIC_CSR_DMAWEN_Msk (0x1UL << CORDIC_CSR_DMAWEN_Pos) /*!< 0x00040000 */
2342 #define CORDIC_CSR_DMAWEN CORDIC_CSR_DMAWEN_Msk /*!< DMA Write channel Enable */
2343 #define CORDIC_CSR_NRES_Pos (19U)
2344 #define CORDIC_CSR_NRES_Msk (0x1UL << CORDIC_CSR_NRES_Pos) /*!< 0x00080000 */
2345 #define CORDIC_CSR_NRES CORDIC_CSR_NRES_Msk /*!< Number of results in WDATA register */
2346 #define CORDIC_CSR_NARGS_Pos (20U)
2347 #define CORDIC_CSR_NARGS_Msk (0x1UL << CORDIC_CSR_NARGS_Pos) /*!< 0x00100000 */
2348 #define CORDIC_CSR_NARGS CORDIC_CSR_NARGS_Msk /*!< Number of arguments in RDATA register */
2349 #define CORDIC_CSR_RESSIZE_Pos (21U)
2350 #define CORDIC_CSR_RESSIZE_Msk (0x1UL << CORDIC_CSR_RESSIZE_Pos) /*!< 0x00200000 */
2351 #define CORDIC_CSR_RESSIZE CORDIC_CSR_RESSIZE_Msk /*!< Width of output data */
2352 #define CORDIC_CSR_ARGSIZE_Pos (22U)
2353 #define CORDIC_CSR_ARGSIZE_Msk (0x1UL << CORDIC_CSR_ARGSIZE_Pos) /*!< 0x00400000 */
2354 #define CORDIC_CSR_ARGSIZE CORDIC_CSR_ARGSIZE_Msk /*!< Width of input data */
2355 #define CORDIC_CSR_RRDY_Pos (31U)
2356 #define CORDIC_CSR_RRDY_Msk (0x1UL << CORDIC_CSR_RRDY_Pos) /*!< 0x80000000 */
2357 #define CORDIC_CSR_RRDY CORDIC_CSR_RRDY_Msk /*!< Result Ready Flag */
2358
2359 /******************* Bit definition for CORDIC_WDATA register ***************/
2360 #define CORDIC_WDATA_ARG_Pos (0U)
2361 #define CORDIC_WDATA_ARG_Msk (0xFFFFFFFFUL << CORDIC_WDATA_ARG_Pos) /*!< 0xFFFFFFFF */
2362 #define CORDIC_WDATA_ARG CORDIC_WDATA_ARG_Msk /*!< Input Argument */
2363
2364 /******************* Bit definition for CORDIC_RDATA register ***************/
2365 #define CORDIC_RDATA_RES_Pos (0U)
2366 #define CORDIC_RDATA_RES_Msk (0xFFFFFFFFUL << CORDIC_RDATA_RES_Pos) /*!< 0xFFFFFFFF */
2367 #define CORDIC_RDATA_RES CORDIC_RDATA_RES_Msk /*!< Output Result */
2368
2369
2370 /******************************************************************************/
2371 /* */
2372 /* CRC calculation unit */
2373 /* */
2374 /******************************************************************************/
2375 /******************* Bit definition for CRC_DR register *********************/
2376 #define CRC_DR_DR_Pos (0U)
2377 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
2378 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
2379
2380 /******************* Bit definition for CRC_IDR register ********************/
2381 #define CRC_IDR_IDR_Pos (0U)
2382 #define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */
2383 #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bit data register bits */
2384
2385 /******************** Bit definition for CRC_CR register ********************/
2386 #define CRC_CR_RESET_Pos (0U)
2387 #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */
2388 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */
2389 #define CRC_CR_POLYSIZE_Pos (3U)
2390 #define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */
2391 #define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */
2392 #define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */
2393 #define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */
2394 #define CRC_CR_REV_IN_Pos (5U)
2395 #define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */
2396 #define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */
2397 #define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */
2398 #define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */
2399 #define CRC_CR_REV_OUT_Pos (7U)
2400 #define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */
2401 #define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */
2402
2403 /******************* Bit definition for CRC_INIT register *******************/
2404 #define CRC_INIT_INIT_Pos (0U)
2405 #define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */
2406 #define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */
2407
2408 /******************* Bit definition for CRC_POL register ********************/
2409 #define CRC_POL_POL_Pos (0U)
2410 #define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */
2411 #define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */
2412
2413 /******************************************************************************/
2414 /* */
2415 /* CRS Clock Recovery System */
2416 /******************************************************************************/
2417
2418 /******************* Bit definition for CRS_CR register *********************/
2419 #define CRS_CR_SYNCOKIE_Pos (0U)
2420 #define CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos) /*!< 0x00000001 */
2421 #define CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk /*!< SYNC event OK interrupt enable */
2422 #define CRS_CR_SYNCWARNIE_Pos (1U)
2423 #define CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos) /*!< 0x00000002 */
2424 #define CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk /*!< SYNC warning interrupt enable */
2425 #define CRS_CR_ERRIE_Pos (2U)
2426 #define CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos) /*!< 0x00000004 */
2427 #define CRS_CR_ERRIE CRS_CR_ERRIE_Msk /*!< SYNC error or trimming error interrupt enable */
2428 #define CRS_CR_ESYNCIE_Pos (3U)
2429 #define CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos) /*!< 0x00000008 */
2430 #define CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk /*!< Expected SYNC interrupt enable */
2431 #define CRS_CR_CEN_Pos (5U)
2432 #define CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos) /*!< 0x00000020 */
2433 #define CRS_CR_CEN CRS_CR_CEN_Msk /*!< Frequency error counter enable */
2434 #define CRS_CR_AUTOTRIMEN_Pos (6U)
2435 #define CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos) /*!< 0x00000040 */
2436 #define CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk /*!< Automatic trimming enable */
2437 #define CRS_CR_SWSYNC_Pos (7U)
2438 #define CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos) /*!< 0x00000080 */
2439 #define CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk /*!< Generate software SYNC event */
2440 #define CRS_CR_TRIM_Pos (8U)
2441 #define CRS_CR_TRIM_Msk (0x7FUL << CRS_CR_TRIM_Pos) /*!< 0x00007F00 */
2442 #define CRS_CR_TRIM CRS_CR_TRIM_Msk /*!< HSI48 oscillator smooth trimming */
2443
2444 /******************* Bit definition for CRS_CFGR register *********************/
2445 #define CRS_CFGR_RELOAD_Pos (0U)
2446 #define CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos) /*!< 0x0000FFFF */
2447 #define CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk /*!< Counter reload value */
2448 #define CRS_CFGR_FELIM_Pos (16U)
2449 #define CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos) /*!< 0x00FF0000 */
2450 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /*!< Frequency error limit */
2451
2452 #define CRS_CFGR_SYNCDIV_Pos (24U)
2453 #define CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x07000000 */
2454 #define CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk /*!< SYNC divider */
2455 #define CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x01000000 */
2456 #define CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x02000000 */
2457 #define CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x04000000 */
2458
2459 #define CRS_CFGR_SYNCSRC_Pos (28U)
2460 #define CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x30000000 */
2461 #define CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk /*!< SYNC signal source selection */
2462 #define CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x10000000 */
2463 #define CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x20000000 */
2464
2465 #define CRS_CFGR_SYNCPOL_Pos (31U)
2466 #define CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos) /*!< 0x80000000 */
2467 #define CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk /*!< SYNC polarity selection */
2468
2469 /******************* Bit definition for CRS_ISR register *********************/
2470 #define CRS_ISR_SYNCOKF_Pos (0U)
2471 #define CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos) /*!< 0x00000001 */
2472 #define CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk /*!< SYNC event OK flag */
2473 #define CRS_ISR_SYNCWARNF_Pos (1U)
2474 #define CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos) /*!< 0x00000002 */
2475 #define CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk /*!< SYNC warning flag */
2476 #define CRS_ISR_ERRF_Pos (2U)
2477 #define CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos) /*!< 0x00000004 */
2478 #define CRS_ISR_ERRF CRS_ISR_ERRF_Msk /*!< Error flag */
2479 #define CRS_ISR_ESYNCF_Pos (3U)
2480 #define CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos) /*!< 0x00000008 */
2481 #define CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk /*!< Expected SYNC flag */
2482 #define CRS_ISR_SYNCERR_Pos (8U)
2483 #define CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos) /*!< 0x00000100 */
2484 #define CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk /*!< SYNC error */
2485 #define CRS_ISR_SYNCMISS_Pos (9U)
2486 #define CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos) /*!< 0x00000200 */
2487 #define CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk /*!< SYNC missed */
2488 #define CRS_ISR_TRIMOVF_Pos (10U)
2489 #define CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos) /*!< 0x00000400 */
2490 #define CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk /*!< Trimming overflow or underflow */
2491 #define CRS_ISR_FEDIR_Pos (15U)
2492 #define CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos) /*!< 0x00008000 */
2493 #define CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk /*!< Frequency error direction */
2494 #define CRS_ISR_FECAP_Pos (16U)
2495 #define CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos) /*!< 0xFFFF0000 */
2496 #define CRS_ISR_FECAP CRS_ISR_FECAP_Msk /*!< Frequency error capture */
2497
2498 /******************* Bit definition for CRS_ICR register *********************/
2499 #define CRS_ICR_SYNCOKC_Pos (0U)
2500 #define CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos) /*!< 0x00000001 */
2501 #define CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk /*!< SYNC event OK clear flag */
2502 #define CRS_ICR_SYNCWARNC_Pos (1U)
2503 #define CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos) /*!< 0x00000002 */
2504 #define CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk /*!< SYNC warning clear flag */
2505 #define CRS_ICR_ERRC_Pos (2U)
2506 #define CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos) /*!< 0x00000004 */
2507 #define CRS_ICR_ERRC CRS_ICR_ERRC_Msk /*!< Error clear flag */
2508 #define CRS_ICR_ESYNCC_Pos (3U)
2509 #define CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos) /*!< 0x00000008 */
2510 #define CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk /*!< Expected SYNC clear flag */
2511
2512 /******************************************************************************/
2513 /* */
2514 /* Digital to Analog Converter */
2515 /* */
2516 /******************************************************************************/
2517 /*
2518 * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)
2519 */
2520 #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: DAC channel 2 available */
2521
2522 /******************** Bit definition for DAC_CR register ********************/
2523 #define DAC_CR_EN1_Pos (0U)
2524 #define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */
2525 #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!<DAC channel1 enable */
2526 #define DAC_CR_TEN1_Pos (1U)
2527 #define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) /*!< 0x00000002 */
2528 #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!<DAC channel1 Trigger enable */
2529
2530 #define DAC_CR_TSEL1_Pos (2U)
2531 #define DAC_CR_TSEL1_Msk (0xFUL << DAC_CR_TSEL1_Pos) /*!< 0x0000003C */
2532 #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
2533 #define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) /*!< 0x00000004 */
2534 #define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */
2535 #define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */
2536 #define DAC_CR_TSEL1_3 (0x8UL << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */
2537
2538 #define DAC_CR_WAVE1_Pos (6U)
2539 #define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */
2540 #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
2541 #define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */
2542 #define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */
2543
2544 #define DAC_CR_MAMP1_Pos (8U)
2545 #define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */
2546 #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
2547 #define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */
2548 #define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */
2549 #define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */
2550 #define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */
2551
2552 #define DAC_CR_DMAEN1_Pos (12U)
2553 #define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */
2554 #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!<DAC channel1 DMA enable */
2555 #define DAC_CR_DMAUDRIE1_Pos (13U)
2556 #define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */
2557 #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!<DAC channel 1 DMA underrun interrupt enable >*/
2558 #define DAC_CR_CEN1_Pos (14U)
2559 #define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */
2560 #define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!<DAC channel 1 calibration enable >*/
2561
2562 #define DAC_CR_HFSEL_Pos (15U)
2563 #define DAC_CR_HFSEL_Msk (0x1UL << DAC_CR_HFSEL_Pos) /*!< 0x00008000 */
2564 #define DAC_CR_HFSEL DAC_CR_HFSEL_Msk /*!<DAC channel 1 and 2 high frequency mode enable >*/
2565
2566 #define DAC_CR_EN2_Pos (16U)
2567 #define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */
2568 #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!<DAC channel2 enable */
2569 #define DAC_CR_TEN2_Pos (17U)
2570 #define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) /*!< 0x00020000 */
2571 #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!<DAC channel2 Trigger enable */
2572
2573 #define DAC_CR_TSEL2_Pos (18U)
2574 #define DAC_CR_TSEL2_Msk (0xFUL << DAC_CR_TSEL2_Pos) /*!< 0x003C0000 */
2575 #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!<TSEL2[3:0] (DAC channel2 Trigger selection) */
2576 #define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) /*!< 0x00040000 */
2577 #define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */
2578 #define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */
2579 #define DAC_CR_TSEL2_3 (0x8UL << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */
2580
2581 #define DAC_CR_WAVE2_Pos (22U)
2582 #define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */
2583 #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
2584 #define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */
2585 #define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */
2586
2587 #define DAC_CR_MAMP2_Pos (24U)
2588 #define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */
2589 #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
2590 #define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */
2591 #define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */
2592 #define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */
2593 #define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */
2594
2595 #define DAC_CR_DMAEN2_Pos (28U)
2596 #define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */
2597 #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!<DAC channel2 DMA enabled */
2598 #define DAC_CR_DMAUDRIE2_Pos (29U)
2599 #define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */
2600 #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!<DAC channel2 DMA underrun interrupt enable >*/
2601 #define DAC_CR_CEN2_Pos (30U)
2602 #define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */
2603 #define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!<DAC channel2 calibration enable >*/
2604
2605 /***************** Bit definition for DAC_SWTRIGR register ******************/
2606 #define DAC_SWTRIGR_SWTRIG1_Pos (0U)
2607 #define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */
2608 #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!<DAC channel1 software trigger */
2609 #define DAC_SWTRIGR_SWTRIG2_Pos (1U)
2610 #define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */
2611 #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!<DAC channel2 software trigger */
2612 #define DAC_SWTRIGR_SWTRIGB1_Pos (16U)
2613 #define DAC_SWTRIGR_SWTRIGB1_Msk (0x1UL << DAC_SWTRIGR_SWTRIGB1_Pos) /*!< 0x00010000 */
2614 #define DAC_SWTRIGR_SWTRIGB1 DAC_SWTRIGR_SWTRIGB1_Msk /*!<DAC channel1 software trigger B */
2615 #define DAC_SWTRIGR_SWTRIGB2_Pos (17U)
2616 #define DAC_SWTRIGR_SWTRIGB2_Msk (0x1UL << DAC_SWTRIGR_SWTRIGB2_Pos) /*!< 0x00020000 */
2617 #define DAC_SWTRIGR_SWTRIGB2 DAC_SWTRIGR_SWTRIGB2_Msk /*!<DAC channel2 software trigger B */
2618
2619 /***************** Bit definition for DAC_DHR12R1 register ******************/
2620 #define DAC_DHR12R1_DACC1DHR_Pos (0U)
2621 #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */
2622 #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
2623 #define DAC_DHR12R1_DACC1DHRB_Pos (16U)
2624 #define DAC_DHR12R1_DACC1DHRB_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHRB_Pos) /*!< 0x0FFF0000 */
2625 #define DAC_DHR12R1_DACC1DHRB DAC_DHR12R1_DACC1DHRB_Msk /*!<DAC channel1 12-bit Right-aligned data B */
2626
2627 /***************** Bit definition for DAC_DHR12L1 register ******************/
2628 #define DAC_DHR12L1_DACC1DHR_Pos (4U)
2629 #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */
2630 #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
2631 #define DAC_DHR12L1_DACC1DHRB_Pos (20U)
2632 #define DAC_DHR12L1_DACC1DHRB_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHRB_Pos) /*!< 0xFFF00000 */
2633 #define DAC_DHR12L1_DACC1DHRB DAC_DHR12L1_DACC1DHRB_Msk /*!<DAC channel1 12-bit Left aligned data B */
2634
2635 /****************** Bit definition for DAC_DHR8R1 register ******************/
2636 #define DAC_DHR8R1_DACC1DHR_Pos (0U)
2637 #define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */
2638 #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
2639 #define DAC_DHR8R1_DACC1DHRB_Pos (8U)
2640 #define DAC_DHR8R1_DACC1DHRB_Msk (0xFFUL << DAC_DHR8R1_DACC1DHRB_Pos) /*!< 0x0000FF00 */
2641 #define DAC_DHR8R1_DACC1DHRB DAC_DHR8R1_DACC1DHRB_Msk /*!<DAC channel1 8-bit Right aligned data B */
2642
2643 /***************** Bit definition for DAC_DHR12R2 register ******************/
2644 #define DAC_DHR12R2_DACC2DHR_Pos (0U)
2645 #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */
2646 #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
2647 #define DAC_DHR12R2_DACC2DHRB_Pos (16U)
2648 #define DAC_DHR12R2_DACC2DHRB_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHRB_Pos) /*!< 0x0FFF0000 */
2649 #define DAC_DHR12R2_DACC2DHRB DAC_DHR12R2_DACC2DHRB_Msk /*!<DAC channel2 12-bit Right-aligned data B */
2650
2651 /***************** Bit definition for DAC_DHR12L2 register ******************/
2652 #define DAC_DHR12L2_DACC2DHR_Pos (4U)
2653 #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */
2654 #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
2655 #define DAC_DHR12L2_DACC2DHRB_Pos (20U)
2656 #define DAC_DHR12L2_DACC2DHRB_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHRB_Pos) /*!< 0xFFF00000 */
2657 #define DAC_DHR12L2_DACC2DHRB DAC_DHR12L2_DACC2DHRB_Msk /*!<DAC channel2 12-bit Left aligned data B */
2658
2659 /****************** Bit definition for DAC_DHR8R2 register ******************/
2660 #define DAC_DHR8R2_DACC2DHR_Pos (0U)
2661 #define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */
2662 #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
2663 #define DAC_DHR8R2_DACC2DHRB_Pos (8U)
2664 #define DAC_DHR8R2_DACC2DHRB_Msk (0xFFUL << DAC_DHR8R2_DACC2DHRB_Pos) /*!< 0x0000FF00 */
2665 #define DAC_DHR8R2_DACC2DHRB DAC_DHR8R2_DACC2DHRB_Msk /*!<DAC channel2 8-bit Right aligned data B */
2666
2667 /***************** Bit definition for DAC_DHR12RD register ******************/
2668 #define DAC_DHR12RD_DACC1DHR_Pos (0U)
2669 #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */
2670 #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
2671 #define DAC_DHR12RD_DACC2DHR_Pos (16U)
2672 #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */
2673 #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
2674
2675 /***************** Bit definition for DAC_DHR12LD register ******************/
2676 #define DAC_DHR12LD_DACC1DHR_Pos (4U)
2677 #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */
2678 #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
2679 #define DAC_DHR12LD_DACC2DHR_Pos (20U)
2680 #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */
2681 #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
2682
2683 /****************** Bit definition for DAC_DHR8RD register ******************/
2684 #define DAC_DHR8RD_DACC1DHR_Pos (0U)
2685 #define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */
2686 #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
2687 #define DAC_DHR8RD_DACC2DHR_Pos (8U)
2688 #define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */
2689 #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
2690
2691 /******************* Bit definition for DAC_DOR1 register *******************/
2692 #define DAC_DOR1_DACC1DOR_Pos (0U)
2693 #define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */
2694 #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!<DAC channel1 data output */
2695 #define DAC_DOR1_DACC1DORB_Pos (16U)
2696 #define DAC_DOR1_DACC1DORB_Msk (0xFFFUL << DAC_DOR1_DACC1DORB_Pos) /*!< 0x0FFF0000 */
2697 #define DAC_DOR1_DACC1DORB DAC_DOR1_DACC1DORB_Msk /*!<DAC channel1 data output B */
2698
2699 /******************* Bit definition for DAC_DOR2 register *******************/
2700 #define DAC_DOR2_DACC2DOR_Pos (0U)
2701 #define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */
2702 #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!<DAC channel2 data output */
2703 #define DAC_DOR2_DACC2DORB_Pos (16U)
2704 #define DAC_DOR2_DACC2DORB_Msk (0xFFFUL << DAC_DOR2_DACC2DORB_Pos) /*!< 0x0FFF0000 */
2705 #define DAC_DOR2_DACC2DORB DAC_DOR2_DACC2DORB_Msk /*!<DAC channel2 data output B */
2706
2707 /******************** Bit definition for DAC_SR register ********************/
2708 #define DAC_SR_DAC1RDY_Pos (11U)
2709 #define DAC_SR_DAC1RDY_Msk (0x1UL << DAC_SR_DAC1RDY_Pos) /*!< 0x00000800 */
2710 #define DAC_SR_DAC1RDY DAC_SR_DAC1RDY_Msk /*!<DAC channel 1 ready status bit */
2711 #define DAC_SR_DORSTAT1_Pos (12U)
2712 #define DAC_SR_DORSTAT1_Msk (0x1UL << DAC_SR_DORSTAT1_Pos) /*!< 0x00001000 */
2713 #define DAC_SR_DORSTAT1 DAC_SR_DORSTAT1_Msk /*!<DAC channel 1 output register status bit */
2714 #define DAC_SR_DMAUDR1_Pos (13U)
2715 #define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */
2716 #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!<DAC channel1 DMA underrun flag */
2717 #define DAC_SR_CAL_FLAG1_Pos (14U)
2718 #define DAC_SR_CAL_FLAG1_Msk (0x1UL << DAC_SR_CAL_FLAG1_Pos) /*!< 0x00004000 */
2719 #define DAC_SR_CAL_FLAG1 DAC_SR_CAL_FLAG1_Msk /*!<DAC channel1 calibration offset status */
2720 #define DAC_SR_BWST1_Pos (15U)
2721 #define DAC_SR_BWST1_Msk (0x1UL << DAC_SR_BWST1_Pos) /*!< 0x00008000 */
2722 #define DAC_SR_BWST1 DAC_SR_BWST1_Msk /*!<DAC channel1 busy writing sample time flag */
2723
2724
2725 #define DAC_SR_DAC2RDY_Pos (27U)
2726 #define DAC_SR_DAC2RDY_Msk (0x1UL << DAC_SR_DAC2RDY_Pos) /*!< 0x08000000 */
2727 #define DAC_SR_DAC2RDY DAC_SR_DAC2RDY_Msk /*!<DAC channel 2 ready status bit */
2728 #define DAC_SR_DORSTAT2_Pos (28U)
2729 #define DAC_SR_DORSTAT2_Msk (0x1UL << DAC_SR_DORSTAT2_Pos) /*!< 0x10000000 */
2730 #define DAC_SR_DORSTAT2 DAC_SR_DORSTAT2_Msk /*!<DAC channel 2 output register status bit */
2731 #define DAC_SR_DMAUDR2_Pos (29U)
2732 #define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */
2733 #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!<DAC channel2 DMA underrun flag */
2734 #define DAC_SR_CAL_FLAG2_Pos (30U)
2735 #define DAC_SR_CAL_FLAG2_Msk (0x1UL << DAC_SR_CAL_FLAG2_Pos) /*!< 0x40000000 */
2736 #define DAC_SR_CAL_FLAG2 DAC_SR_CAL_FLAG2_Msk /*!<DAC channel2 calibration offset status */
2737 #define DAC_SR_BWST2_Pos (31U)
2738 #define DAC_SR_BWST2_Msk (0x1UL << DAC_SR_BWST2_Pos) /*!< 0x80000000 */
2739 #define DAC_SR_BWST2 DAC_SR_BWST2_Msk /*!<DAC channel2 busy writing sample time flag */
2740
2741 /******************* Bit definition for DAC_CCR register ********************/
2742 #define DAC_CCR_OTRIM1_Pos (0U)
2743 #define DAC_CCR_OTRIM1_Msk (0x1FUL << DAC_CCR_OTRIM1_Pos) /*!< 0x0000001F */
2744 #define DAC_CCR_OTRIM1 DAC_CCR_OTRIM1_Msk /*!<DAC channel1 offset trimming value */
2745 #define DAC_CCR_OTRIM2_Pos (16U)
2746 #define DAC_CCR_OTRIM2_Msk (0x1FUL << DAC_CCR_OTRIM2_Pos) /*!< 0x001F0000 */
2747 #define DAC_CCR_OTRIM2 DAC_CCR_OTRIM2_Msk /*!<DAC channel2 offset trimming value */
2748
2749 /******************* Bit definition for DAC_MCR register *******************/
2750 #define DAC_MCR_MODE1_Pos (0U)
2751 #define DAC_MCR_MODE1_Msk (0x7UL << DAC_MCR_MODE1_Pos) /*!< 0x00000007 */
2752 #define DAC_MCR_MODE1 DAC_MCR_MODE1_Msk /*!<MODE1[2:0] (DAC channel1 mode) */
2753 #define DAC_MCR_MODE1_0 (0x1UL << DAC_MCR_MODE1_Pos) /*!< 0x00000001 */
2754 #define DAC_MCR_MODE1_1 (0x2UL << DAC_MCR_MODE1_Pos) /*!< 0x00000002 */
2755 #define DAC_MCR_MODE1_2 (0x4UL << DAC_MCR_MODE1_Pos) /*!< 0x00000004 */
2756
2757 #define DAC_MCR_DMADOUBLE1_Pos (8U)
2758 #define DAC_MCR_DMADOUBLE1_Msk (0x1UL << DAC_MCR_DMADOUBLE1_Pos) /*!< 0x00000100 */
2759 #define DAC_MCR_DMADOUBLE1 DAC_MCR_DMADOUBLE1_Msk /*!<DAC Channel 1 DMA double data mode */
2760
2761 #define DAC_MCR_SINFORMAT1_Pos (9U)
2762 #define DAC_MCR_SINFORMAT1_Msk (0x1UL << DAC_MCR_SINFORMAT1_Pos) /*!< 0x00000200 */
2763 #define DAC_MCR_SINFORMAT1 DAC_MCR_SINFORMAT1_Msk /*!<DAC Channel 1 enable signed format */
2764
2765 #define DAC_MCR_HFSEL_Pos (14U)
2766 #define DAC_MCR_HFSEL_Msk (0x3UL << DAC_MCR_HFSEL_Pos) /*!< 0x0000C000 */
2767 #define DAC_MCR_HFSEL DAC_MCR_HFSEL_Msk /*!<HFSEL[1:0] (High Frequency interface mode selection) */
2768 #define DAC_MCR_HFSEL_0 (0x1UL << DAC_MCR_HFSEL_Pos) /*!< 0x00004000 */
2769 #define DAC_MCR_HFSEL_1 (0x2UL << DAC_MCR_HFSEL_Pos) /*!< 0x00008000 */
2770
2771 #define DAC_MCR_MODE2_Pos (16U)
2772 #define DAC_MCR_MODE2_Msk (0x7UL << DAC_MCR_MODE2_Pos) /*!< 0x00070000 */
2773 #define DAC_MCR_MODE2 DAC_MCR_MODE2_Msk /*!<MODE2[2:0] (DAC channel2 mode) */
2774 #define DAC_MCR_MODE2_0 (0x1UL << DAC_MCR_MODE2_Pos) /*!< 0x00010000 */
2775 #define DAC_MCR_MODE2_1 (0x2UL << DAC_MCR_MODE2_Pos) /*!< 0x00020000 */
2776 #define DAC_MCR_MODE2_2 (0x4UL << DAC_MCR_MODE2_Pos) /*!< 0x00040000 */
2777
2778 #define DAC_MCR_DMADOUBLE2_Pos (24U)
2779 #define DAC_MCR_DMADOUBLE2_Msk (0x1UL << DAC_MCR_DMADOUBLE2_Pos) /*!< 0x01000000 */
2780 #define DAC_MCR_DMADOUBLE2 DAC_MCR_DMADOUBLE2_Msk /*!<DAC Channel 2 DMA double data mode */
2781
2782 #define DAC_MCR_SINFORMAT2_Pos (25U)
2783 #define DAC_MCR_SINFORMAT2_Msk (0x1UL << DAC_MCR_SINFORMAT2_Pos) /*!< 0x02000000 */
2784 #define DAC_MCR_SINFORMAT2 DAC_MCR_SINFORMAT2_Msk /*!<DAC Channel 2 enable signed format */
2785
2786 /****************** Bit definition for DAC_SHSR1 register ******************/
2787 #define DAC_SHSR1_TSAMPLE1_Pos (0U)
2788 #define DAC_SHSR1_TSAMPLE1_Msk (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos) /*!< 0x000003FF */
2789 #define DAC_SHSR1_TSAMPLE1 DAC_SHSR1_TSAMPLE1_Msk /*!<DAC channel1 sample time */
2790
2791 /****************** Bit definition for DAC_SHSR2 register ******************/
2792 #define DAC_SHSR2_TSAMPLE2_Pos (0U)
2793 #define DAC_SHSR2_TSAMPLE2_Msk (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos) /*!< 0x000003FF */
2794 #define DAC_SHSR2_TSAMPLE2 DAC_SHSR2_TSAMPLE2_Msk /*!<DAC channel2 sample time */
2795
2796 /****************** Bit definition for DAC_SHHR register ******************/
2797 #define DAC_SHHR_THOLD1_Pos (0U)
2798 #define DAC_SHHR_THOLD1_Msk (0x3FFUL << DAC_SHHR_THOLD1_Pos) /*!< 0x000003FF */
2799 #define DAC_SHHR_THOLD1 DAC_SHHR_THOLD1_Msk /*!<DAC channel1 hold time */
2800 #define DAC_SHHR_THOLD2_Pos (16U)
2801 #define DAC_SHHR_THOLD2_Msk (0x3FFUL << DAC_SHHR_THOLD2_Pos) /*!< 0x03FF0000 */
2802 #define DAC_SHHR_THOLD2 DAC_SHHR_THOLD2_Msk /*!<DAC channel2 hold time */
2803
2804 /****************** Bit definition for DAC_SHRR register ******************/
2805 #define DAC_SHRR_TREFRESH1_Pos (0U)
2806 #define DAC_SHRR_TREFRESH1_Msk (0xFFUL << DAC_SHRR_TREFRESH1_Pos) /*!< 0x000000FF */
2807 #define DAC_SHRR_TREFRESH1 DAC_SHRR_TREFRESH1_Msk /*!<DAC channel1 refresh time */
2808 #define DAC_SHRR_TREFRESH2_Pos (16U)
2809 #define DAC_SHRR_TREFRESH2_Msk (0xFFUL << DAC_SHRR_TREFRESH2_Pos) /*!< 0x00FF0000 */
2810 #define DAC_SHRR_TREFRESH2 DAC_SHRR_TREFRESH2_Msk /*!<DAC channel2 refresh time */
2811
2812 /****************** Bit definition for DAC_STR1 register ******************/
2813 #define DAC_STR1_STRSTDATA1_Pos (0U)
2814 #define DAC_STR1_STRSTDATA1_Msk (0xFFFUL << DAC_STR1_STRSTDATA1_Pos) /*!< 0x00000FFF */
2815 #define DAC_STR1_STRSTDATA1 DAC_STR1_STRSTDATA1_Msk /*!<DAC Channel 1 Sawtooth starting value */
2816 #define DAC_STR1_STDIR1_Pos (12U)
2817 #define DAC_STR1_STDIR1_Msk (0x1UL << DAC_STR1_STDIR1_Pos) /*!< 0x00001000 */
2818 #define DAC_STR1_STDIR1 DAC_STR1_STDIR1_Msk /*!<DAC Channel 1 Sawtooth direction setting */
2819
2820 #define DAC_STR1_STINCDATA1_Pos (16U)
2821 #define DAC_STR1_STINCDATA1_Msk (0xFFFFUL << DAC_STR1_STINCDATA1_Pos) /*!< 0xFFFF0000 */
2822 #define DAC_STR1_STINCDATA1 DAC_STR1_STINCDATA1_Msk /*!<DAC Channel 1 Sawtooth increment value (12.4 bit format) */
2823
2824 /****************** Bit definition for DAC_STR2 register ******************/
2825 #define DAC_STR2_STRSTDATA2_Pos (0U)
2826 #define DAC_STR2_STRSTDATA2_Msk (0xFFFUL << DAC_STR2_STRSTDATA2_Pos) /*!< 0x00000FFF */
2827 #define DAC_STR2_STRSTDATA2 DAC_STR2_STRSTDATA2_Msk /*!<DAC Channel 2 Sawtooth starting value */
2828 #define DAC_STR2_STDIR2_Pos (12U)
2829 #define DAC_STR2_STDIR2_Msk (0x1UL << DAC_STR2_STDIR2_Pos) /*!< 0x00001000 */
2830 #define DAC_STR2_STDIR2 DAC_STR2_STDIR2_Msk /*!<DAC Channel 2 Sawtooth direction setting */
2831
2832 #define DAC_STR2_STINCDATA2_Pos (16U)
2833 #define DAC_STR2_STINCDATA2_Msk (0xFFFFUL << DAC_STR2_STINCDATA2_Pos) /*!< 0xFFFF0000 */
2834 #define DAC_STR2_STINCDATA2 DAC_STR2_STINCDATA2_Msk /*!<DAC Channel 2 Sawtooth increment value (12.4 bit format) */
2835
2836 /****************** Bit definition for DAC_STMODR register ****************/
2837 #define DAC_STMODR_STRSTTRIGSEL1_Pos (0U)
2838 #define DAC_STMODR_STRSTTRIGSEL1_Msk (0xFUL << DAC_STMODR_STRSTTRIGSEL1_Pos) /*!< 0x0000000F */
2839 #define DAC_STMODR_STRSTTRIGSEL1 DAC_STMODR_STRSTTRIGSEL1_Msk /*!<STRSTTRIGSEL1[3:0] (DAC Channel 1 Sawtooth Increment trigger selection) */
2840 #define DAC_STMODR_STRSTTRIGSEL1_0 (0x1UL << DAC_STMODR_STRSTTRIGSEL1_Pos) /*!< 0x00000001 */
2841 #define DAC_STMODR_STRSTTRIGSEL1_1 (0x2UL << DAC_STMODR_STRSTTRIGSEL1_Pos) /*!< 0x00000002 */
2842 #define DAC_STMODR_STRSTTRIGSEL1_2 (0x4UL << DAC_STMODR_STRSTTRIGSEL1_Pos) /*!< 0x00000004 */
2843 #define DAC_STMODR_STRSTTRIGSEL1_3 (0x8UL << DAC_STMODR_STRSTTRIGSEL1_Pos) /*!< 0x00000008 */
2844
2845 #define DAC_STMODR_STINCTRIGSEL1_Pos (8U)
2846 #define DAC_STMODR_STINCTRIGSEL1_Msk (0xFUL << DAC_STMODR_STINCTRIGSEL1_Pos) /*!< 0x0000000F */
2847 #define DAC_STMODR_STINCTRIGSEL1 DAC_STMODR_STINCTRIGSEL1_Msk /*!<STINCTRIGSEL1[3:0] (DAC Channel 1 Sawtooth Increment trigger selection) */
2848 #define DAC_STMODR_STINCTRIGSEL1_0 (0x1UL << DAC_STMODR_STINCTRIGSEL1_Pos) /*!< 0x00000001 */
2849 #define DAC_STMODR_STINCTRIGSEL1_1 (0x2UL << DAC_STMODR_STINCTRIGSEL1_Pos) /*!< 0x00000002 */
2850 #define DAC_STMODR_STINCTRIGSEL1_2 (0x4UL << DAC_STMODR_STINCTRIGSEL1_Pos) /*!< 0x00000004 */
2851 #define DAC_STMODR_STINCTRIGSEL1_3 (0x8UL << DAC_STMODR_STINCTRIGSEL1_Pos) /*!< 0x00000008 */
2852
2853 #define DAC_STMODR_STRSTTRIGSEL2_Pos (16U)
2854 #define DAC_STMODR_STRSTTRIGSEL2_Msk (0xFUL << DAC_STMODR_STRSTTRIGSEL2_Pos) /*!< 0x0000000F */
2855 #define DAC_STMODR_STRSTTRIGSEL2 DAC_STMODR_STRSTTRIGSEL2_Msk /*!<STRSTTRIGSEL2[3:0] (DAC Channel 2 Sawtooth Increment trigger selection) */
2856 #define DAC_STMODR_STRSTTRIGSEL2_0 (0x1UL << DAC_STMODR_STRSTTRIGSEL2_Pos) /*!< 0x00000001 */
2857 #define DAC_STMODR_STRSTTRIGSEL2_1 (0x2UL << DAC_STMODR_STRSTTRIGSEL2_Pos) /*!< 0x00000002 */
2858 #define DAC_STMODR_STRSTTRIGSEL2_2 (0x4UL << DAC_STMODR_STRSTTRIGSEL2_Pos) /*!< 0x00000004 */
2859 #define DAC_STMODR_STRSTTRIGSEL2_3 (0x8UL << DAC_STMODR_STRSTTRIGSEL2_Pos) /*!< 0x00000008 */
2860
2861 #define DAC_STMODR_STINCTRIGSEL2_Pos (24U)
2862 #define DAC_STMODR_STINCTRIGSEL2_Msk (0xFUL << DAC_STMODR_STINCTRIGSEL2_Pos) /*!< 0x0000000F */
2863 #define DAC_STMODR_STINCTRIGSEL2 DAC_STMODR_STINCTRIGSEL2_Msk /*!<STINCTRIGSEL2[3:0] (DAC Channel 2 Sawtooth Increment trigger selection) */
2864 #define DAC_STMODR_STINCTRIGSEL2_0 (0x1UL << DAC_STMODR_STINCTRIGSEL2_Pos) /*!< 0x00000001 */
2865 #define DAC_STMODR_STINCTRIGSEL2_1 (0x2UL << DAC_STMODR_STINCTRIGSEL2_Pos) /*!< 0x00000002 */
2866 #define DAC_STMODR_STINCTRIGSEL2_2 (0x4UL << DAC_STMODR_STINCTRIGSEL2_Pos) /*!< 0x00000004 */
2867 #define DAC_STMODR_STINCTRIGSEL2_3 (0x8UL << DAC_STMODR_STINCTRIGSEL2_Pos) /*!< 0x00000008 */
2868
2869 /******************************************************************************/
2870 /* */
2871 /* Debug MCU */
2872 /* */
2873 /******************************************************************************/
2874 /******************** Bit definition for DBGMCU_IDCODE register *************/
2875 #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
2876 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)/*!< 0x00000FFF */
2877 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
2878 #define DBGMCU_IDCODE_REV_ID_Pos (16U)
2879 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)/*!< 0xFFFF0000 */
2880 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
2881
2882 /******************** Bit definition for DBGMCU_CR register *****************/
2883 #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
2884 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)/*!< 0x00000001 */
2885 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
2886 #define DBGMCU_CR_DBG_STOP_Pos (1U)
2887 #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)/*!< 0x00000002 */
2888 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
2889 #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
2890 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)/*!< 0x00000004 */
2891 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
2892 #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
2893 #define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)/*!< 0x00000020 */
2894 #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
2895
2896 #define DBGMCU_CR_TRACE_MODE_Pos (6U)
2897 #define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)/*!< 0x000000C0 */
2898 #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
2899 #define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)/*!< 0x00000040 */
2900 #define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)/*!< 0x00000080 */
2901
2902 /******************** Bit definition for DBGMCU_APB1FZR1 register ***********/
2903 #define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos (0U)
2904 #define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos)/*!< 0x00000001 */
2905 #define DBGMCU_APB1FZR1_DBG_TIM2_STOP DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk
2906 #define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos (1U)
2907 #define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos)/*!< 0x00000002 */
2908 #define DBGMCU_APB1FZR1_DBG_TIM3_STOP DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk
2909 #define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos (2U)
2910 #define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos)/*!< 0x00000004 */
2911 #define DBGMCU_APB1FZR1_DBG_TIM4_STOP DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk
2912 #define DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos (3U)
2913 #define DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos)/*!< 0x00000008 */
2914 #define DBGMCU_APB1FZR1_DBG_TIM5_STOP DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk
2915 #define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos (4U)
2916 #define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos)/*!< 0x00000010 */
2917 #define DBGMCU_APB1FZR1_DBG_TIM6_STOP DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk
2918 #define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos (5U)
2919 #define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos)/*!< 0x00000020 */
2920 #define DBGMCU_APB1FZR1_DBG_TIM7_STOP DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk
2921 #define DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos (10U)
2922 #define DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos)/*!< 0x00000400 */
2923 #define DBGMCU_APB1FZR1_DBG_RTC_STOP DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk
2924 #define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos (11U)
2925 #define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos)/*!< 0x00000800 */
2926 #define DBGMCU_APB1FZR1_DBG_WWDG_STOP DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk
2927 #define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos (12U)
2928 #define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos)/*!< 0x00001000 */
2929 #define DBGMCU_APB1FZR1_DBG_IWDG_STOP DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk
2930 #define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos (21U)
2931 #define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos)/*!< 0x00200000 */
2932 #define DBGMCU_APB1FZR1_DBG_I2C1_STOP DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk
2933 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U)
2934 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x00400000 */
2935 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk
2936 #define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos (30U)
2937 #define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos)/*!< 0x40000000 */
2938 #define DBGMCU_APB1FZR1_DBG_I2C3_STOP DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk
2939 #define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos (31U)
2940 #define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos)/*!< 0x80000000 */
2941 #define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk
2942
2943 /******************** Bit definition for DBGMCU_APB1FZR2 register **********/
2944 #define DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos (1U)
2945 #define DBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk (0x1UL << DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos)/*!< 0x00000002 */
2946 #define DBGMCU_APB1FZR2_DBG_I2C4_STOP DBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk
2947
2948 /******************** Bit definition for DBGMCU_APB2FZ register ************/
2949 #define DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos (11U)
2950 #define DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos)/*!< 0x00000800 */
2951 #define DBGMCU_APB2FZ_DBG_TIM1_STOP DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk
2952 #define DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos (13U)
2953 #define DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos)/*!< 0x00002000 */
2954 #define DBGMCU_APB2FZ_DBG_TIM8_STOP DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk
2955 #define DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos (16U)
2956 #define DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos)/*!< 0x00010000 */
2957 #define DBGMCU_APB2FZ_DBG_TIM15_STOP DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk
2958 #define DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos (17U)
2959 #define DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos)/*!< 0x00020000 */
2960 #define DBGMCU_APB2FZ_DBG_TIM16_STOP DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk
2961 #define DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos (18U)
2962 #define DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos)/*!< 0x00040000 */
2963 #define DBGMCU_APB2FZ_DBG_TIM17_STOP DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk
2964
2965 /******************************************************************************/
2966 /* */
2967 /* DMA Controller (DMA) */
2968 /* */
2969 /******************************************************************************/
2970
2971 /******************* Bit definition for DMA_ISR register ********************/
2972 #define DMA_ISR_GIF1_Pos (0U)
2973 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
2974 #define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */
2975 #define DMA_ISR_TCIF1_Pos (1U)
2976 #define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */
2977 #define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */
2978 #define DMA_ISR_HTIF1_Pos (2U)
2979 #define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */
2980 #define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */
2981 #define DMA_ISR_TEIF1_Pos (3U)
2982 #define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */
2983 #define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */
2984 #define DMA_ISR_GIF2_Pos (4U)
2985 #define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */
2986 #define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */
2987 #define DMA_ISR_TCIF2_Pos (5U)
2988 #define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */
2989 #define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */
2990 #define DMA_ISR_HTIF2_Pos (6U)
2991 #define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */
2992 #define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */
2993 #define DMA_ISR_TEIF2_Pos (7U)
2994 #define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */
2995 #define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */
2996 #define DMA_ISR_GIF3_Pos (8U)
2997 #define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */
2998 #define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */
2999 #define DMA_ISR_TCIF3_Pos (9U)
3000 #define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */
3001 #define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */
3002 #define DMA_ISR_HTIF3_Pos (10U)
3003 #define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */
3004 #define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */
3005 #define DMA_ISR_TEIF3_Pos (11U)
3006 #define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */
3007 #define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */
3008 #define DMA_ISR_GIF4_Pos (12U)
3009 #define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */
3010 #define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */
3011 #define DMA_ISR_TCIF4_Pos (13U)
3012 #define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */
3013 #define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */
3014 #define DMA_ISR_HTIF4_Pos (14U)
3015 #define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */
3016 #define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */
3017 #define DMA_ISR_TEIF4_Pos (15U)
3018 #define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */
3019 #define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */
3020 #define DMA_ISR_GIF5_Pos (16U)
3021 #define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */
3022 #define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */
3023 #define DMA_ISR_TCIF5_Pos (17U)
3024 #define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */
3025 #define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */
3026 #define DMA_ISR_HTIF5_Pos (18U)
3027 #define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */
3028 #define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */
3029 #define DMA_ISR_TEIF5_Pos (19U)
3030 #define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */
3031 #define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */
3032 #define DMA_ISR_GIF6_Pos (20U)
3033 #define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */
3034 #define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */
3035 #define DMA_ISR_TCIF6_Pos (21U)
3036 #define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */
3037 #define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */
3038 #define DMA_ISR_HTIF6_Pos (22U)
3039 #define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */
3040 #define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */
3041 #define DMA_ISR_TEIF6_Pos (23U)
3042 #define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */
3043 #define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */
3044 #define DMA_ISR_GIF7_Pos (24U)
3045 #define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */
3046 #define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */
3047 #define DMA_ISR_TCIF7_Pos (25U)
3048 #define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */
3049 #define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */
3050 #define DMA_ISR_HTIF7_Pos (26U)
3051 #define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */
3052 #define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */
3053 #define DMA_ISR_TEIF7_Pos (27U)
3054 #define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */
3055 #define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */
3056 #define DMA_ISR_GIF8_Pos (28U)
3057 #define DMA_ISR_GIF8_Msk (0x1UL << DMA_ISR_GIF8_Pos) /*!< 0x10000000 */
3058 #define DMA_ISR_GIF8 DMA_ISR_GIF8_Msk /*!< Channel 8 Global interrupt flag */
3059 #define DMA_ISR_TCIF8_Pos (29U)
3060 #define DMA_ISR_TCIF8_Msk (0x1UL << DMA_ISR_TCIF8_Pos) /*!< 0x20000000 */
3061 #define DMA_ISR_TCIF8 DMA_ISR_TCIF8_Msk /*!< Channel 8 Transfer Complete flag */
3062 #define DMA_ISR_HTIF8_Pos (30U)
3063 #define DMA_ISR_HTIF8_Msk (0x1UL << DMA_ISR_HTIF8_Pos) /*!< 0x40000000 */
3064 #define DMA_ISR_HTIF8 DMA_ISR_HTIF8_Msk /*!< Channel 8 Half Transfer flag */
3065 #define DMA_ISR_TEIF8_Pos (31U)
3066 #define DMA_ISR_TEIF8_Msk (0x1UL << DMA_ISR_TEIF8_Pos) /*!< 0x80000000 */
3067 #define DMA_ISR_TEIF8 DMA_ISR_TEIF8_Msk /*!< Channel 8 Transfer Error flag */
3068
3069 /******************* Bit definition for DMA_IFCR register *******************/
3070 #define DMA_IFCR_CGIF1_Pos (0U)
3071 #define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */
3072 #define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clearr */
3073 #define DMA_IFCR_CTCIF1_Pos (1U)
3074 #define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */
3075 #define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */
3076 #define DMA_IFCR_CHTIF1_Pos (2U)
3077 #define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */
3078 #define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */
3079 #define DMA_IFCR_CTEIF1_Pos (3U)
3080 #define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */
3081 #define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */
3082 #define DMA_IFCR_CGIF2_Pos (4U)
3083 #define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */
3084 #define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */
3085 #define DMA_IFCR_CTCIF2_Pos (5U)
3086 #define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */
3087 #define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */
3088 #define DMA_IFCR_CHTIF2_Pos (6U)
3089 #define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */
3090 #define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */
3091 #define DMA_IFCR_CTEIF2_Pos (7U)
3092 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
3093 #define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */
3094 #define DMA_IFCR_CGIF3_Pos (8U)
3095 #define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */
3096 #define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */
3097 #define DMA_IFCR_CTCIF3_Pos (9U)
3098 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
3099 #define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */
3100 #define DMA_IFCR_CHTIF3_Pos (10U)
3101 #define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */
3102 #define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */
3103 #define DMA_IFCR_CTEIF3_Pos (11U)
3104 #define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */
3105 #define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */
3106 #define DMA_IFCR_CGIF4_Pos (12U)
3107 #define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */
3108 #define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */
3109 #define DMA_IFCR_CTCIF4_Pos (13U)
3110 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3111 #define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */
3112 #define DMA_IFCR_CHTIF4_Pos (14U)
3113 #define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */
3114 #define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */
3115 #define DMA_IFCR_CTEIF4_Pos (15U)
3116 #define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */
3117 #define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */
3118 #define DMA_IFCR_CGIF5_Pos (16U)
3119 #define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */
3120 #define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */
3121 #define DMA_IFCR_CTCIF5_Pos (17U)
3122 #define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */
3123 #define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */
3124 #define DMA_IFCR_CHTIF5_Pos (18U)
3125 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3126 #define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */
3127 #define DMA_IFCR_CTEIF5_Pos (19U)
3128 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3129 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */
3130 #define DMA_IFCR_CGIF6_Pos (20U)
3131 #define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */
3132 #define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */
3133 #define DMA_IFCR_CTCIF6_Pos (21U)
3134 #define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */
3135 #define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */
3136 #define DMA_IFCR_CHTIF6_Pos (22U)
3137 #define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */
3138 #define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */
3139 #define DMA_IFCR_CTEIF6_Pos (23U)
3140 #define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */
3141 #define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */
3142 #define DMA_IFCR_CGIF7_Pos (24U)
3143 #define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */
3144 #define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */
3145 #define DMA_IFCR_CTCIF7_Pos (25U)
3146 #define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */
3147 #define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */
3148 #define DMA_IFCR_CHTIF7_Pos (26U)
3149 #define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */
3150 #define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */
3151 #define DMA_IFCR_CTEIF7_Pos (27U)
3152 #define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */
3153 #define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */
3154 #define DMA_IFCR_CGIF8_Pos (28U)
3155 #define DMA_IFCR_CGIF8_Msk (0x1UL << DMA_IFCR_CGIF8_Pos) /*!< 0x10000000 */
3156 #define DMA_IFCR_CGIF8 DMA_IFCR_CGIF8_Msk /*!< Channel 8 Global interrupt clear */
3157 #define DMA_IFCR_CTCIF8_Pos (29U)
3158 #define DMA_IFCR_CTCIF8_Msk (0x1UL << DMA_IFCR_CTCIF8_Pos) /*!< 0x20000000 */
3159 #define DMA_IFCR_CTCIF8 DMA_IFCR_CTCIF8_Msk /*!< Channel 8 Transfer Complete clear */
3160 #define DMA_IFCR_CHTIF8_Pos (30U)
3161 #define DMA_IFCR_CHTIF8_Msk (0x1UL << DMA_IFCR_CHTIF8_Pos) /*!< 0x40000000 */
3162 #define DMA_IFCR_CHTIF8 DMA_IFCR_CHTIF8_Msk /*!< Channel 8 Half Transfer clear */
3163 #define DMA_IFCR_CTEIF8_Pos (31U)
3164 #define DMA_IFCR_CTEIF8_Msk (0x1UL << DMA_IFCR_CTEIF8_Pos) /*!< 0x80000000 */
3165 #define DMA_IFCR_CTEIF8 DMA_IFCR_CTEIF8_Msk /*!< Channel 8 Transfer Error clear */
3166
3167 /******************* Bit definition for DMA_CCR register ********************/
3168 #define DMA_CCR_EN_Pos (0U)
3169 #define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */
3170 #define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */
3171 #define DMA_CCR_TCIE_Pos (1U)
3172 #define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */
3173 #define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */
3174 #define DMA_CCR_HTIE_Pos (2U)
3175 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
3176 #define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */
3177 #define DMA_CCR_TEIE_Pos (3U)
3178 #define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */
3179 #define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */
3180 #define DMA_CCR_DIR_Pos (4U)
3181 #define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */
3182 #define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */
3183 #define DMA_CCR_CIRC_Pos (5U)
3184 #define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */
3185 #define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */
3186 #define DMA_CCR_PINC_Pos (6U)
3187 #define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */
3188 #define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */
3189 #define DMA_CCR_MINC_Pos (7U)
3190 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
3191 #define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */
3192
3193 #define DMA_CCR_PSIZE_Pos (8U)
3194 #define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */
3195 #define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */
3196 #define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */
3197 #define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */
3198
3199 #define DMA_CCR_MSIZE_Pos (10U)
3200 #define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */
3201 #define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */
3202 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */
3203 #define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */
3204
3205 #define DMA_CCR_PL_Pos (12U)
3206 #define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */
3207 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/
3208 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */
3209 #define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */
3210
3211 #define DMA_CCR_MEM2MEM_Pos (14U)
3212 #define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */
3213 #define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */
3214
3215 /****************** Bit definition for DMA_CNDTR register *******************/
3216 #define DMA_CNDTR_NDT_Pos (0U)
3217 #define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */
3218 #define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */
3219
3220 /****************** Bit definition for DMA_CPAR register ********************/
3221 #define DMA_CPAR_PA_Pos (0U)
3222 #define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */
3223 #define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */
3224
3225 /****************** Bit definition for DMA_CMAR register ********************/
3226 #define DMA_CMAR_MA_Pos (0U)
3227 #define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */
3228 #define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */
3229
3230 /******************************************************************************/
3231 /* */
3232 /* DMAMUX Controller */
3233 /* */
3234 /******************************************************************************/
3235
3236 /******************** Bits definition for DMAMUX_CxCR register **************/
3237 #define DMAMUX_CxCR_DMAREQ_ID_Pos (0U)
3238 #define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x000000FF */
3239 #define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk
3240 #define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000001 */
3241 #define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000002 */
3242 #define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000004 */
3243 #define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000008 */
3244 #define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000010 */
3245 #define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000020 */
3246 #define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000040 */
3247 #define DMAMUX_CxCR_DMAREQ_ID_7 (0x80UL << DMAMUX_CxCR_DMAREQ_ID_Pos)/*!< 0x00000080 */
3248
3249 #define DMAMUX_CxCR_SOIE_Pos (8U)
3250 #define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos)/*!< 0x00000100 */
3251 #define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk
3252
3253 #define DMAMUX_CxCR_EGE_Pos (9U)
3254 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos)/*!< 0x00000200 */
3255 #define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk
3256
3257 #define DMAMUX_CxCR_SE_Pos (16U)
3258 #define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos)/*!< 0x00010000 */
3259 #define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk
3260
3261 #define DMAMUX_CxCR_SPOL_Pos (17U)
3262 #define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos)/*!< 0x00060000 */
3263 #define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk
3264 #define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos)/*!< 0x00020000 */
3265 #define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos)/*!< 0x00040000 */
3266
3267 #define DMAMUX_CxCR_NBREQ_Pos (19U)
3268 #define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos)/*!< 0x00F80000 */
3269 #define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk
3270 #define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos)/*!< 0x00080000 */
3271 #define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos)/*!< 0x00100000 */
3272 #define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos)/*!< 0x00200000 */
3273 #define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos)/*!< 0x00400000 */
3274 #define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos)/*!< 0x00800000 */
3275
3276 #define DMAMUX_CxCR_SYNC_ID_Pos (24U)
3277 #define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos)/*!< 0x1F000000 */
3278 #define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk
3279 #define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos)/*!< 0x01000000 */
3280 #define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos)/*!< 0x02000000 */
3281 #define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos)/*!< 0x04000000 */
3282 #define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos)/*!< 0x08000000 */
3283 #define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos)/*!< 0x10000000 */
3284
3285 /******************** Bits definition for DMAMUX_CSR register ****************/
3286 #define DMAMUX_CSR_SOF0_Pos (0U)
3287 #define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos)/*!< 0x00000001 */
3288 #define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk
3289 #define DMAMUX_CSR_SOF1_Pos (1U)
3290 #define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos)/*!< 0x00000002 */
3291 #define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk
3292 #define DMAMUX_CSR_SOF2_Pos (2U)
3293 #define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos)/*!< 0x00000004 */
3294 #define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk
3295 #define DMAMUX_CSR_SOF3_Pos (3U)
3296 #define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos)/*!< 0x00000008 */
3297 #define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk
3298 #define DMAMUX_CSR_SOF4_Pos (4U)
3299 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos)/*!< 0x00000010 */
3300 #define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk
3301 #define DMAMUX_CSR_SOF5_Pos (5U)
3302 #define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos)/*!< 0x00000020 */
3303 #define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk
3304 #define DMAMUX_CSR_SOF6_Pos (6U)
3305 #define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos)/*!< 0x00000040 */
3306 #define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk
3307 #define DMAMUX_CSR_SOF7_Pos (7U)
3308 #define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos)/*!< 0x00000080 */
3309 #define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk
3310 #define DMAMUX_CSR_SOF8_Pos (8U)
3311 #define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos)/*!< 0x00000100 */
3312 #define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk
3313 #define DMAMUX_CSR_SOF9_Pos (9U)
3314 #define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos)/*!< 0x00000200 */
3315 #define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk
3316 #define DMAMUX_CSR_SOF10_Pos (10U)
3317 #define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos)/*!< 0x00000400 */
3318 #define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk
3319 #define DMAMUX_CSR_SOF11_Pos (11U)
3320 #define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos)/*!< 0x00000800 */
3321 #define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk
3322 #define DMAMUX_CSR_SOF12_Pos (12U)
3323 #define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos)/*!< 0x00001000 */
3324 #define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk
3325 #define DMAMUX_CSR_SOF13_Pos (13U)
3326 #define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos)/*!< 0x00002000 */
3327 #define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk
3328 #define DMAMUX_CSR_SOF14_Pos (14U)
3329 #define DMAMUX_CSR_SOF14_Msk (0x1UL << DMAMUX_CSR_SOF14_Pos)/*!< 0x00004000 */
3330 #define DMAMUX_CSR_SOF14 DMAMUX_CSR_SOF14_Msk
3331 #define DMAMUX_CSR_SOF15_Pos (15U)
3332 #define DMAMUX_CSR_SOF15_Msk (0x1UL << DMAMUX_CSR_SOF15_Pos)/*!< 0x00008000 */
3333 #define DMAMUX_CSR_SOF15 DMAMUX_CSR_SOF15_Msk
3334
3335 /******************** Bits definition for DMAMUX_CFR register ****************/
3336 #define DMAMUX_CFR_CSOF0_Pos (0U)
3337 #define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos)/*!< 0x00000001 */
3338 #define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk
3339 #define DMAMUX_CFR_CSOF1_Pos (1U)
3340 #define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos)/*!< 0x00000002 */
3341 #define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk
3342 #define DMAMUX_CFR_CSOF2_Pos (2U)
3343 #define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos)/*!< 0x00000004 */
3344 #define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk
3345 #define DMAMUX_CFR_CSOF3_Pos (3U)
3346 #define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos)/*!< 0x00000008 */
3347 #define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk
3348 #define DMAMUX_CFR_CSOF4_Pos (4U)
3349 #define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos)/*!< 0x00000010 */
3350 #define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk
3351 #define DMAMUX_CFR_CSOF5_Pos (5U)
3352 #define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos)/*!< 0x00000020 */
3353 #define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk
3354 #define DMAMUX_CFR_CSOF6_Pos (6U)
3355 #define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos)/*!< 0x00000040 */
3356 #define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk
3357 #define DMAMUX_CFR_CSOF7_Pos (7U)
3358 #define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos)/*!< 0x00000080 */
3359 #define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk
3360 #define DMAMUX_CFR_CSOF8_Pos (8U)
3361 #define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos)/*!< 0x00000100 */
3362 #define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk
3363 #define DMAMUX_CFR_CSOF9_Pos (9U)
3364 #define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos)/*!< 0x00000200 */
3365 #define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk
3366 #define DMAMUX_CFR_CSOF10_Pos (10U)
3367 #define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos)/*!< 0x00000400 */
3368 #define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk
3369 #define DMAMUX_CFR_CSOF11_Pos (11U)
3370 #define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos)/*!< 0x00000800 */
3371 #define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk
3372 #define DMAMUX_CFR_CSOF12_Pos (12U)
3373 #define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos)/*!< 0x00001000 */
3374 #define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk
3375 #define DMAMUX_CFR_CSOF13_Pos (13U)
3376 #define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos)/*!< 0x00002000 */
3377 #define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk
3378 #define DMAMUX_CFR_CSOF14_Pos (14U)
3379 #define DMAMUX_CFR_CSOF14_Msk (0x1UL << DMAMUX_CFR_CSOF14_Pos)/*!< 0x00004000 */
3380 #define DMAMUX_CFR_CSOF14 DMAMUX_CFR_CSOF14_Msk
3381 #define DMAMUX_CFR_CSOF15_Pos (15U)
3382 #define DMAMUX_CFR_CSOF15_Msk (0x1UL << DMAMUX_CFR_CSOF15_Pos)/*!< 0x00008000 */
3383 #define DMAMUX_CFR_CSOF15 DMAMUX_CFR_CSOF15_Msk
3384
3385 /******************** Bits definition for DMAMUX_RGxCR register ************/
3386 #define DMAMUX_RGxCR_SIG_ID_Pos (0U)
3387 #define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos)/*!< 0x0000001F */
3388 #define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk
3389 #define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos)/*!< 0x00000001 */
3390 #define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos)/*!< 0x00000002 */
3391 #define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos)/*!< 0x00000004 */
3392 #define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos)/*!< 0x00000008 */
3393 #define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos)/*!< 0x00000010 */
3394
3395 #define DMAMUX_RGxCR_OIE_Pos (8U)
3396 #define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos)/*!< 0x00000100 */
3397 #define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk
3398
3399 #define DMAMUX_RGxCR_GE_Pos (16U)
3400 #define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos)/*!< 0x00010000 */
3401 #define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk
3402
3403 #define DMAMUX_RGxCR_GPOL_Pos (17U)
3404 #define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos)/*!< 0x00060000 */
3405 #define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk
3406 #define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos)/*!< 0x00020000 */
3407 #define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos)/*!< 0x00040000 */
3408
3409 #define DMAMUX_RGxCR_GNBREQ_Pos (19U)
3410 #define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos)/*!< 0x00F80000 */
3411 #define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk
3412 #define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos)/*!< 0x00080000 */
3413 #define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos)/*!< 0x00100000 */
3414 #define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos)/*!< 0x00200000 */
3415 #define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos)/*!< 0x00400000 */
3416 #define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos)/*!< 0x00800000 */
3417
3418 /******************** Bits definition for DMAMUX_RGSR register **************/
3419 #define DMAMUX_RGSR_OF0_Pos (0U)
3420 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos)/*!< 0x00000001 */
3421 #define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk
3422 #define DMAMUX_RGSR_OF1_Pos (1U)
3423 #define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos)/*!< 0x00000002 */
3424 #define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk
3425 #define DMAMUX_RGSR_OF2_Pos (2U)
3426 #define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos)/*!< 0x00000004 */
3427 #define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk
3428 #define DMAMUX_RGSR_OF3_Pos (3U)
3429 #define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos)/*!< 0x00000008 */
3430 #define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk
3431
3432 /******************** Bits definition for DMAMUX_RGCFR register ************/
3433 #define DMAMUX_RGCFR_COF0_Pos (0U)
3434 #define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos)/*!< 0x00000001 */
3435 #define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk
3436 #define DMAMUX_RGCFR_COF1_Pos (1U)
3437 #define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos)/*!< 0x00000002 */
3438 #define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk
3439 #define DMAMUX_RGCFR_COF2_Pos (2U)
3440 #define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos)/*!< 0x00000004 */
3441 #define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk
3442 #define DMAMUX_RGCFR_COF3_Pos (3U)
3443 #define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos)/*!< 0x00000008 */
3444 #define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk
3445
3446 /******************** Bits definition for DMAMUX_IPHW_CFGR2 ******************/
3447 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos (0U)
3448 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos)/*!< 0x00000001 */
3449 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk
3450 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos (1U)
3451 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos)/*!< 0x00000002 */
3452 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk
3453 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos (2U)
3454 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos)/*!< 0x00000004 */
3455 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk
3456 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos (3U)
3457 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos)/*!< 0x00000008 */
3458 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk
3459 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos (4U)
3460 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos)/*!< 0x00000010 */
3461 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk
3462 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos (5U)
3463 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos)/*!< 0x00000020 */
3464 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk
3465 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos (6U)
3466 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos)/*!< 0x00000040 */
3467 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk
3468 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos (7U)
3469 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos)/*!< 0x00000080 */
3470 #define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk
3471
3472 /******************** Bits definition for DMAMUX_IPHW_CFGR1 ******************/
3473 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos (0U)
3474 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos)/*!< 0x00000001 */
3475 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk
3476 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos (1U)
3477 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos)/*!< 0x00000002 */
3478 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk
3479 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos (2U)
3480 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos)/*!< 0x00000004 */
3481 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk
3482 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos (3U)
3483 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos)/*!< 0x00000008 */
3484 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk
3485 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos (4U)
3486 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos)/*!< 0x00000010 */
3487 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk
3488 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos (5U)
3489 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos)/*!< 0x00000020 */
3490 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk
3491 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos (6U)
3492 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos)/*!< 0x00000040 */
3493 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk
3494 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos (7U)
3495 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos)/*!< 0x00000080 */
3496 #define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk
3497 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos (8U)
3498 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos)/*!< 0x00000100 */
3499 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk
3500 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos (9U)
3501 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos)/*!< 0x00000200 */
3502 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk
3503 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos (10U)
3504 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos)/*!< 0x00000400 */
3505 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk
3506 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos (11U)
3507 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos)/*!< 0x00000800 */
3508 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk
3509 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos (12U)
3510 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos)/*!< 0x00001000 */
3511 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk
3512 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos (13U)
3513 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos)/*!< 0x00002000 */
3514 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk
3515 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos (14U)
3516 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos)/*!< 0x00004000 */
3517 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk
3518 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos (15U)
3519 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos)/*!< 0x00008000 */
3520 #define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk
3521 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos (16U)
3522 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos)/*!< 0x00010000 */
3523 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk
3524 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos (17U)
3525 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos)/*!< 0x00020000 */
3526 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk
3527 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos (18U)
3528 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos)/*!< 0x00040000 */
3529 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk
3530 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos (19U)
3531 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos)/*!< 0x00080000 */
3532 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk
3533 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos (20U)
3534 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos)/*!< 0x00100000 */
3535 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk
3536 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U)
3537 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)/*!< 0x00200000 */
3538 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk
3539 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos (22U)
3540 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos)/*!< 0x00400000 */
3541 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk
3542 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos (23U)
3543 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos)/*!< 0x00800000 */
3544 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk
3545 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos (24U)
3546 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos)/*!< 0x01000000 */
3547 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk
3548 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos (25U)
3549 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos)/*!< 0x02000000 */
3550 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk
3551 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos (26U)
3552 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos)/*!< 0x04000000 */
3553 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk
3554 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos (27U)
3555 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos)/*!< 0x08000000 */
3556 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk
3557 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos (28U)
3558 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos)/*!< 0x10000000 */
3559 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk
3560 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos (29U)
3561 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos)/*!< 0x20000000 */
3562 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk
3563 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos (30U)
3564 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos)/*!< 0x40000000 */
3565 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk
3566 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos (31U)
3567 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos)/*!< 0x80000000 */
3568 #define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk
3569
3570
3571 /******************************************************************************/
3572 /* */
3573 /* External Interrupt/Event Controller */
3574 /* */
3575 /******************************************************************************/
3576 /******************* Bit definition for EXTI_IMR1 register ******************/
3577 #define EXTI_IMR1_IM0_Pos (0U)
3578 #define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */
3579 #define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< Interrupt Mask on line 0 */
3580 #define EXTI_IMR1_IM1_Pos (1U)
3581 #define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */
3582 #define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< Interrupt Mask on line 1 */
3583 #define EXTI_IMR1_IM2_Pos (2U)
3584 #define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */
3585 #define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< Interrupt Mask on line 2 */
3586 #define EXTI_IMR1_IM3_Pos (3U)
3587 #define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */
3588 #define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< Interrupt Mask on line 3 */
3589 #define EXTI_IMR1_IM4_Pos (4U)
3590 #define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */
3591 #define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< Interrupt Mask on line 4 */
3592 #define EXTI_IMR1_IM5_Pos (5U)
3593 #define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */
3594 #define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< Interrupt Mask on line 5 */
3595 #define EXTI_IMR1_IM6_Pos (6U)
3596 #define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */
3597 #define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< Interrupt Mask on line 6 */
3598 #define EXTI_IMR1_IM7_Pos (7U)
3599 #define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */
3600 #define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< Interrupt Mask on line 7 */
3601 #define EXTI_IMR1_IM8_Pos (8U)
3602 #define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */
3603 #define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< Interrupt Mask on line 8 */
3604 #define EXTI_IMR1_IM9_Pos (9U)
3605 #define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */
3606 #define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< Interrupt Mask on line 9 */
3607 #define EXTI_IMR1_IM10_Pos (10U)
3608 #define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */
3609 #define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< Interrupt Mask on line 10 */
3610 #define EXTI_IMR1_IM11_Pos (11U)
3611 #define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */
3612 #define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< Interrupt Mask on line 11 */
3613 #define EXTI_IMR1_IM12_Pos (12U)
3614 #define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */
3615 #define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< Interrupt Mask on line 12 */
3616 #define EXTI_IMR1_IM13_Pos (13U)
3617 #define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */
3618 #define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< Interrupt Mask on line 13 */
3619 #define EXTI_IMR1_IM14_Pos (14U)
3620 #define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */
3621 #define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< Interrupt Mask on line 14 */
3622 #define EXTI_IMR1_IM15_Pos (15U)
3623 #define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */
3624 #define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< Interrupt Mask on line 15 */
3625 #define EXTI_IMR1_IM16_Pos (16U)
3626 #define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */
3627 #define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< Interrupt Mask on line 16 */
3628 #define EXTI_IMR1_IM17_Pos (17U)
3629 #define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) /*!< 0x00020000 */
3630 #define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk /*!< Interrupt Mask on line 17 */
3631 #define EXTI_IMR1_IM18_Pos (18U)
3632 #define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) /*!< 0x00040000 */
3633 #define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk /*!< Interrupt Mask on line 18 */
3634 #define EXTI_IMR1_IM19_Pos (19U)
3635 #define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */
3636 #define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< Interrupt Mask on line 19 */
3637 #define EXTI_IMR1_IM20_Pos (20U)
3638 #define EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos) /*!< 0x00100000 */
3639 #define EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk /*!< Interrupt Mask on line 20 */
3640 #define EXTI_IMR1_IM21_Pos (21U)
3641 #define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */
3642 #define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< Interrupt Mask on line 21 */
3643 #define EXTI_IMR1_IM22_Pos (22U)
3644 #define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) /*!< 0x00400000 */
3645 #define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk /*!< Interrupt Mask on line 22 */
3646 #define EXTI_IMR1_IM23_Pos (23U)
3647 #define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */
3648 #define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< Interrupt Mask on line 23 */
3649 #define EXTI_IMR1_IM24_Pos (24U)
3650 #define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) /*!< 0x01000000 */
3651 #define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk /*!< Interrupt Mask on line 24 */
3652 #define EXTI_IMR1_IM25_Pos (25U)
3653 #define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */
3654 #define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< Interrupt Mask on line 25 */
3655 #define EXTI_IMR1_IM26_Pos (26U)
3656 #define EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos) /*!< 0x04000000 */
3657 #define EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk /*!< Interrupt Mask on line 26 */
3658 #define EXTI_IMR1_IM27_Pos (27U)
3659 #define EXTI_IMR1_IM27_Msk (0x1UL << EXTI_IMR1_IM27_Pos) /*!< 0x08000000 */
3660 #define EXTI_IMR1_IM27 EXTI_IMR1_IM27_Msk /*!< Interrupt Mask on line 27 */
3661 #define EXTI_IMR1_IM28_Pos (28U)
3662 #define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) /*!< 0x10000000 */
3663 #define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk /*!< Interrupt Mask on line 28 */
3664 #define EXTI_IMR1_IM29_Pos (29U)
3665 #define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */
3666 #define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< Interrupt Mask on line 29 */
3667 #define EXTI_IMR1_IM30_Pos (30U)
3668 #define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */
3669 #define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< Interrupt Mask on line 30 */
3670 #define EXTI_IMR1_IM_Pos (0U)
3671 #define EXTI_IMR1_IM_Msk (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos) /*!< 0xFFFFFFFF */
3672 #define EXTI_IMR1_IM EXTI_IMR1_IM_Msk /*!< Interrupt Mask All */
3673
3674 /******************* Bit definition for EXTI_EMR1 register ******************/
3675 #define EXTI_EMR1_EM0_Pos (0U)
3676 #define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */
3677 #define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< Event Mask on line 0 */
3678 #define EXTI_EMR1_EM1_Pos (1U)
3679 #define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */
3680 #define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< Event Mask on line 1 */
3681 #define EXTI_EMR1_EM2_Pos (2U)
3682 #define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */
3683 #define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< Event Mask on line 2 */
3684 #define EXTI_EMR1_EM3_Pos (3U)
3685 #define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */
3686 #define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< Event Mask on line 3 */
3687 #define EXTI_EMR1_EM4_Pos (4U)
3688 #define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */
3689 #define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< Event Mask on line 4 */
3690 #define EXTI_EMR1_EM5_Pos (5U)
3691 #define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */
3692 #define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< Event Mask on line 5 */
3693 #define EXTI_EMR1_EM6_Pos (6U)
3694 #define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */
3695 #define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< Event Mask on line 6 */
3696 #define EXTI_EMR1_EM7_Pos (7U)
3697 #define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */
3698 #define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< Event Mask on line 7 */
3699 #define EXTI_EMR1_EM8_Pos (8U)
3700 #define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */
3701 #define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< Event Mask on line 8 */
3702 #define EXTI_EMR1_EM9_Pos (9U)
3703 #define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */
3704 #define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< Event Mask on line 9 */
3705 #define EXTI_EMR1_EM10_Pos (10U)
3706 #define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */
3707 #define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< Event Mask on line 10 */
3708 #define EXTI_EMR1_EM11_Pos (11U)
3709 #define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */
3710 #define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< Event Mask on line 11 */
3711 #define EXTI_EMR1_EM12_Pos (12U)
3712 #define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */
3713 #define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< Event Mask on line 12 */
3714 #define EXTI_EMR1_EM13_Pos (13U)
3715 #define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */
3716 #define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< Event Mask on line 13 */
3717 #define EXTI_EMR1_EM14_Pos (14U)
3718 #define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */
3719 #define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< Event Mask on line 14 */
3720 #define EXTI_EMR1_EM15_Pos (15U)
3721 #define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */
3722 #define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< Event Mask on line 15 */
3723 #define EXTI_EMR1_EM16_Pos (16U)
3724 #define EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos) /*!< 0x00010000 */
3725 #define EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk /*!< Event Mask on line 16 */
3726 #define EXTI_EMR1_EM17_Pos (17U)
3727 #define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) /*!< 0x00020000 */
3728 #define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk /*!< Event Mask on line 17 */
3729 #define EXTI_EMR1_EM18_Pos (18U)
3730 #define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) /*!< 0x00040000 */
3731 #define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk /*!< Event Mask on line 18 */
3732 #define EXTI_EMR1_EM19_Pos (19U)
3733 #define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */
3734 #define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< Event Mask on line 19 */
3735 #define EXTI_EMR1_EM20_Pos (20U)
3736 #define EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos) /*!< 0x00100000 */
3737 #define EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk /*!< Event Mask on line 20 */
3738 #define EXTI_EMR1_EM21_Pos (21U)
3739 #define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */
3740 #define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< Event Mask on line 21 */
3741 #define EXTI_EMR1_EM22_Pos (22U)
3742 #define EXTI_EMR1_EM22_Msk (0x1UL << EXTI_EMR1_EM22_Pos) /*!< 0x00400000 */
3743 #define EXTI_EMR1_EM22 EXTI_EMR1_EM22_Msk /*!< Event Mask on line 22 */
3744 #define EXTI_EMR1_EM23_Pos (23U)
3745 #define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) /*!< 0x00800000 */
3746 #define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk /*!< Event Mask on line 23 */
3747 #define EXTI_EMR1_EM24_Pos (24U)
3748 #define EXTI_EMR1_EM24_Msk (0x1UL << EXTI_EMR1_EM24_Pos) /*!< 0x01000000 */
3749 #define EXTI_EMR1_EM24 EXTI_EMR1_EM24_Msk /*!< Event Mask on line 24 */
3750 #define EXTI_EMR1_EM25_Pos (25U)
3751 #define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) /*!< 0x02000000 */
3752 #define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk /*!< Event Mask on line 25 */
3753 #define EXTI_EMR1_EM26_Pos (26U)
3754 #define EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos) /*!< 0x04000000 */
3755 #define EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk /*!< Event Mask on line 26 */
3756 #define EXTI_EMR1_EM27_Pos (27U)
3757 #define EXTI_EMR1_EM27_Msk (0x1UL << EXTI_EMR1_EM27_Pos) /*!< 0x08000000 */
3758 #define EXTI_EMR1_EM27 EXTI_EMR1_EM27_Msk /*!< Event Mask on line 27 */
3759 #define EXTI_EMR1_EM28_Pos (28U)
3760 #define EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos) /*!< 0x10000000 */
3761 #define EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk /*!< Event Mask on line 28 */
3762 #define EXTI_EMR1_EM29_Pos (29U)
3763 #define EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos) /*!< 0x20000000 */
3764 #define EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk /*!< Event Mask on line 29 */
3765 #define EXTI_EMR1_EM30_Pos (30U)
3766 #define EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos) /*!< 0x40000000 */
3767 #define EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk /*!< Event Mask on line 30 */
3768
3769 /****************** Bit definition for EXTI_RTSR1 register ******************/
3770 #define EXTI_RTSR1_RT0_Pos (0U)
3771 #define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */
3772 #define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */
3773 #define EXTI_RTSR1_RT1_Pos (1U)
3774 #define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */
3775 #define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */
3776 #define EXTI_RTSR1_RT2_Pos (2U)
3777 #define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */
3778 #define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */
3779 #define EXTI_RTSR1_RT3_Pos (3U)
3780 #define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */
3781 #define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */
3782 #define EXTI_RTSR1_RT4_Pos (4U)
3783 #define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */
3784 #define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */
3785 #define EXTI_RTSR1_RT5_Pos (5U)
3786 #define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */
3787 #define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */
3788 #define EXTI_RTSR1_RT6_Pos (6U)
3789 #define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */
3790 #define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */
3791 #define EXTI_RTSR1_RT7_Pos (7U)
3792 #define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */
3793 #define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */
3794 #define EXTI_RTSR1_RT8_Pos (8U)
3795 #define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */
3796 #define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */
3797 #define EXTI_RTSR1_RT9_Pos (9U)
3798 #define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */
3799 #define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */
3800 #define EXTI_RTSR1_RT10_Pos (10U)
3801 #define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */
3802 #define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */
3803 #define EXTI_RTSR1_RT11_Pos (11U)
3804 #define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */
3805 #define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */
3806 #define EXTI_RTSR1_RT12_Pos (12U)
3807 #define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */
3808 #define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */
3809 #define EXTI_RTSR1_RT13_Pos (13U)
3810 #define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */
3811 #define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */
3812 #define EXTI_RTSR1_RT14_Pos (14U)
3813 #define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */
3814 #define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */
3815 #define EXTI_RTSR1_RT15_Pos (15U)
3816 #define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */
3817 #define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */
3818 #define EXTI_RTSR1_RT16_Pos (16U)
3819 #define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */
3820 #define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */
3821 #define EXTI_RTSR1_RT17_Pos (17U)
3822 #define EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos) /*!< 0x00020000 */
3823 #define EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */
3824 #define EXTI_RTSR1_RT19_Pos (19U)
3825 #define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos) /*!< 0x00080000 */
3826 #define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */
3827 #define EXTI_RTSR1_RT20_Pos (20U)
3828 #define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos) /*!< 0x00100000 */
3829 #define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */
3830 #define EXTI_RTSR1_RT21_Pos (21U)
3831 #define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos) /*!< 0x00200000 */
3832 #define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */
3833 #define EXTI_RTSR1_RT22_Pos (22U)
3834 #define EXTI_RTSR1_RT22_Msk (0x1UL << EXTI_RTSR1_RT22_Pos) /*!< 0x00400000 */
3835 #define EXTI_RTSR1_RT22 EXTI_RTSR1_RT22_Msk /*!< Rising trigger event configuration bit of line 22 */
3836 #define EXTI_RTSR1_RT29_Pos (29U)
3837 #define EXTI_RTSR1_RT29_Msk (0x1UL << EXTI_RTSR1_RT29_Pos) /*!< 0x20000000 */
3838 #define EXTI_RTSR1_RT29 EXTI_RTSR1_RT29_Msk /*!< Rising trigger event configuration bit of line 29 */
3839 #define EXTI_RTSR1_RT30_Pos (30U)
3840 #define EXTI_RTSR1_RT30_Msk (0x1UL << EXTI_RTSR1_RT30_Pos) /*!< 0x40000000 */
3841 #define EXTI_RTSR1_RT30 EXTI_RTSR1_RT30_Msk /*!< Rising trigger event configuration bit of line 30 */
3842
3843 /****************** Bit definition for EXTI_FTSR1 register ******************/
3844 #define EXTI_FTSR1_FT0_Pos (0U)
3845 #define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */
3846 #define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */
3847 #define EXTI_FTSR1_FT1_Pos (1U)
3848 #define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */
3849 #define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */
3850 #define EXTI_FTSR1_FT2_Pos (2U)
3851 #define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */
3852 #define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */
3853 #define EXTI_FTSR1_FT3_Pos (3U)
3854 #define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */
3855 #define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */
3856 #define EXTI_FTSR1_FT4_Pos (4U)
3857 #define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */
3858 #define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */
3859 #define EXTI_FTSR1_FT5_Pos (5U)
3860 #define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */
3861 #define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */
3862 #define EXTI_FTSR1_FT6_Pos (6U)
3863 #define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */
3864 #define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */
3865 #define EXTI_FTSR1_FT7_Pos (7U)
3866 #define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */
3867 #define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */
3868 #define EXTI_FTSR1_FT8_Pos (8U)
3869 #define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */
3870 #define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */
3871 #define EXTI_FTSR1_FT9_Pos (9U)
3872 #define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */
3873 #define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */
3874 #define EXTI_FTSR1_FT10_Pos (10U)
3875 #define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */
3876 #define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */
3877 #define EXTI_FTSR1_FT11_Pos (11U)
3878 #define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */
3879 #define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */
3880 #define EXTI_FTSR1_FT12_Pos (12U)
3881 #define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */
3882 #define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */
3883 #define EXTI_FTSR1_FT13_Pos (13U)
3884 #define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */
3885 #define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */
3886 #define EXTI_FTSR1_FT14_Pos (14U)
3887 #define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */
3888 #define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */
3889 #define EXTI_FTSR1_FT15_Pos (15U)
3890 #define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */
3891 #define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */
3892 #define EXTI_FTSR1_FT16_Pos (16U)
3893 #define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */
3894 #define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */
3895 #define EXTI_FTSR1_FT17_Pos (17U)
3896 #define EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos) /*!< 0x00020000 */
3897 #define EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */
3898 #define EXTI_FTSR1_FT19_Pos (19U)
3899 #define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos) /*!< 0x00080000 */
3900 #define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */
3901 #define EXTI_FTSR1_FT20_Pos (20U)
3902 #define EXTI_FTSR1_FT20_Msk (0x1UL << EXTI_FTSR1_FT20_Pos) /*!< 0x00100000 */
3903 #define EXTI_FTSR1_FT20 EXTI_FTSR1_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */
3904 #define EXTI_FTSR1_FT21_Pos (21U)
3905 #define EXTI_FTSR1_FT21_Msk (0x1UL << EXTI_FTSR1_FT21_Pos) /*!< 0x00200000 */
3906 #define EXTI_FTSR1_FT21 EXTI_FTSR1_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */
3907 #define EXTI_FTSR1_FT22_Pos (22U)
3908 #define EXTI_FTSR1_FT22_Msk (0x1UL << EXTI_FTSR1_FT22_Pos) /*!< 0x00400000 */
3909 #define EXTI_FTSR1_FT22 EXTI_FTSR1_FT22_Msk /*!< Falling trigger event configuration bit of line 22 */
3910 #define EXTI_FTSR1_FT29_Pos (29U)
3911 #define EXTI_FTSR1_FT29_Msk (0x1UL << EXTI_FTSR1_FT29_Pos) /*!< 0x20000000 */
3912 #define EXTI_FTSR1_FT29 EXTI_FTSR1_FT29_Msk /*!< Falling trigger event configuration bit of line 29 */
3913 #define EXTI_FTSR1_FT30_Pos (30U)
3914 #define EXTI_FTSR1_FT30_Msk (0x1UL << EXTI_FTSR1_FT30_Pos) /*!< 0x40000000 */
3915 #define EXTI_FTSR1_FT30 EXTI_FTSR1_FT30_Msk /*!< Falling trigger event configuration bit of line 30 */
3916
3917 /****************** Bit definition for EXTI_SWIER1 register *****************/
3918 #define EXTI_SWIER1_SWI0_Pos (0U)
3919 #define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */
3920 #define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */
3921 #define EXTI_SWIER1_SWI1_Pos (1U)
3922 #define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */
3923 #define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */
3924 #define EXTI_SWIER1_SWI2_Pos (2U)
3925 #define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */
3926 #define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */
3927 #define EXTI_SWIER1_SWI3_Pos (3U)
3928 #define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */
3929 #define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */
3930 #define EXTI_SWIER1_SWI4_Pos (4U)
3931 #define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */
3932 #define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */
3933 #define EXTI_SWIER1_SWI5_Pos (5U)
3934 #define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */
3935 #define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */
3936 #define EXTI_SWIER1_SWI6_Pos (6U)
3937 #define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */
3938 #define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */
3939 #define EXTI_SWIER1_SWI7_Pos (7U)
3940 #define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */
3941 #define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */
3942 #define EXTI_SWIER1_SWI8_Pos (8U)
3943 #define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */
3944 #define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */
3945 #define EXTI_SWIER1_SWI9_Pos (9U)
3946 #define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */
3947 #define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */
3948 #define EXTI_SWIER1_SWI10_Pos (10U)
3949 #define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */
3950 #define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */
3951 #define EXTI_SWIER1_SWI11_Pos (11U)
3952 #define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */
3953 #define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */
3954 #define EXTI_SWIER1_SWI12_Pos (12U)
3955 #define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */
3956 #define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */
3957 #define EXTI_SWIER1_SWI13_Pos (13U)
3958 #define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */
3959 #define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */
3960 #define EXTI_SWIER1_SWI14_Pos (14U)
3961 #define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */
3962 #define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */
3963 #define EXTI_SWIER1_SWI15_Pos (15U)
3964 #define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */
3965 #define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */
3966 #define EXTI_SWIER1_SWI16_Pos (16U)
3967 #define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */
3968 #define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */
3969 #define EXTI_SWIER1_SWI17_Pos (17U)
3970 #define EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos) /*!< 0x00020000 */
3971 #define EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk /*!< Software Interrupt on line 17 */
3972 #define EXTI_SWIER1_SWI19_Pos (19U)
3973 #define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos) /*!< 0x00080000 */
3974 #define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk /*!< Software Interrupt on line 19 */
3975 #define EXTI_SWIER1_SWI20_Pos (20U)
3976 #define EXTI_SWIER1_SWI20_Msk (0x1UL << EXTI_SWIER1_SWI20_Pos) /*!< 0x00100000 */
3977 #define EXTI_SWIER1_SWI20 EXTI_SWIER1_SWI20_Msk /*!< Software Interrupt on line 20 */
3978 #define EXTI_SWIER1_SWI21_Pos (21U)
3979 #define EXTI_SWIER1_SWI21_Msk (0x1UL << EXTI_SWIER1_SWI21_Pos) /*!< 0x00200000 */
3980 #define EXTI_SWIER1_SWI21 EXTI_SWIER1_SWI21_Msk /*!< Software Interrupt on line 21 */
3981 #define EXTI_SWIER1_SWI22_Pos (22U)
3982 #define EXTI_SWIER1_SWI22_Msk (0x1UL << EXTI_SWIER1_SWI22_Pos) /*!< 0x00400000 */
3983 #define EXTI_SWIER1_SWI22 EXTI_SWIER1_SWI22_Msk /*!< Software Interrupt on line 22 */
3984 #define EXTI_SWIER1_SWI29_Pos (29U)
3985 #define EXTI_SWIER1_SWI29_Msk (0x1UL << EXTI_SWIER1_SWI29_Pos) /*!< 0x20000000 */
3986 #define EXTI_SWIER1_SWI29 EXTI_SWIER1_SWI29_Msk /*!< Software Interrupt on line 29 */
3987 #define EXTI_SWIER1_SWI30_Pos (30U)
3988 #define EXTI_SWIER1_SWI30_Msk (0x1UL << EXTI_SWIER1_SWI30_Pos) /*!< 0x40000000 */
3989 #define EXTI_SWIER1_SWI30 EXTI_SWIER1_SWI30_Msk /*!< Software Interrupt on line 30 */
3990
3991 /******************* Bit definition for EXTI_PR1 register *******************/
3992 #define EXTI_PR1_PIF0_Pos (0U)
3993 #define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos) /*!< 0x00000001 */
3994 #define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk /*!< Pending bit for line 0 */
3995 #define EXTI_PR1_PIF1_Pos (1U)
3996 #define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos) /*!< 0x00000002 */
3997 #define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk /*!< Pending bit for line 1 */
3998 #define EXTI_PR1_PIF2_Pos (2U)
3999 #define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos) /*!< 0x00000004 */
4000 #define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk /*!< Pending bit for line 2 */
4001 #define EXTI_PR1_PIF3_Pos (3U)
4002 #define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos) /*!< 0x00000008 */
4003 #define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk /*!< Pending bit for line 3 */
4004 #define EXTI_PR1_PIF4_Pos (4U)
4005 #define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos) /*!< 0x00000010 */
4006 #define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk /*!< Pending bit for line 4 */
4007 #define EXTI_PR1_PIF5_Pos (5U)
4008 #define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos) /*!< 0x00000020 */
4009 #define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk /*!< Pending bit for line 5 */
4010 #define EXTI_PR1_PIF6_Pos (6U)
4011 #define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos) /*!< 0x00000040 */
4012 #define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk /*!< Pending bit for line 6 */
4013 #define EXTI_PR1_PIF7_Pos (7U)
4014 #define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos) /*!< 0x00000080 */
4015 #define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk /*!< Pending bit for line 7 */
4016 #define EXTI_PR1_PIF8_Pos (8U)
4017 #define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos) /*!< 0x00000100 */
4018 #define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk /*!< Pending bit for line 8 */
4019 #define EXTI_PR1_PIF9_Pos (9U)
4020 #define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos) /*!< 0x00000200 */
4021 #define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk /*!< Pending bit for line 9 */
4022 #define EXTI_PR1_PIF10_Pos (10U)
4023 #define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos) /*!< 0x00000400 */
4024 #define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk /*!< Pending bit for line 10 */
4025 #define EXTI_PR1_PIF11_Pos (11U)
4026 #define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos) /*!< 0x00000800 */
4027 #define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk /*!< Pending bit for line 11 */
4028 #define EXTI_PR1_PIF12_Pos (12U)
4029 #define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos) /*!< 0x00001000 */
4030 #define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk /*!< Pending bit for line 12 */
4031 #define EXTI_PR1_PIF13_Pos (13U)
4032 #define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos) /*!< 0x00002000 */
4033 #define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk /*!< Pending bit for line 13 */
4034 #define EXTI_PR1_PIF14_Pos (14U)
4035 #define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos) /*!< 0x00004000 */
4036 #define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk /*!< Pending bit for line 14 */
4037 #define EXTI_PR1_PIF15_Pos (15U)
4038 #define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos) /*!< 0x00008000 */
4039 #define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk /*!< Pending bit for line 15 */
4040 #define EXTI_PR1_PIF16_Pos (16U)
4041 #define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos) /*!< 0x00010000 */
4042 #define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk /*!< Pending bit for line 16 */
4043 #define EXTI_PR1_PIF17_Pos (17U)
4044 #define EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos) /*!< 0x00020000 */
4045 #define EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk /*!< Pending bit for line 17 */
4046 #define EXTI_PR1_PIF19_Pos (19U)
4047 #define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos) /*!< 0x00080000 */
4048 #define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk /*!< Pending bit for line 19 */
4049 #define EXTI_PR1_PIF20_Pos (20U)
4050 #define EXTI_PR1_PIF20_Msk (0x1UL << EXTI_PR1_PIF20_Pos) /*!< 0x00100000 */
4051 #define EXTI_PR1_PIF20 EXTI_PR1_PIF20_Msk /*!< Pending bit for line 20 */
4052 #define EXTI_PR1_PIF21_Pos (21U)
4053 #define EXTI_PR1_PIF21_Msk (0x1UL << EXTI_PR1_PIF21_Pos) /*!< 0x00200000 */
4054 #define EXTI_PR1_PIF21 EXTI_PR1_PIF21_Msk /*!< Pending bit for line 21 */
4055 #define EXTI_PR1_PIF22_Pos (22U)
4056 #define EXTI_PR1_PIF22_Msk (0x1UL << EXTI_PR1_PIF22_Pos) /*!< 0x00400000 */
4057 #define EXTI_PR1_PIF22 EXTI_PR1_PIF22_Msk /*!< Pending bit for line 22 */
4058 #define EXTI_PR1_PIF29_Pos (29U)
4059 #define EXTI_PR1_PIF29_Msk (0x1UL << EXTI_PR1_PIF29_Pos) /*!< 0x20000000 */
4060 #define EXTI_PR1_PIF29 EXTI_PR1_PIF29_Msk /*!< Pending bit for line 29 */
4061 #define EXTI_PR1_PIF30_Pos (30U)
4062 #define EXTI_PR1_PIF30_Msk (0x1UL << EXTI_PR1_PIF30_Pos) /*!< 0x40000000 */
4063 #define EXTI_PR1_PIF30 EXTI_PR1_PIF30_Msk /*!< Pending bit for line 30 */
4064
4065 /******************* Bit definition for EXTI_IMR2 register ******************/
4066 #define EXTI_IMR2_IM34_Pos (2U)
4067 #define EXTI_IMR2_IM34_Msk (0x1UL << EXTI_IMR2_IM34_Pos) /*!< 0x00000004 */
4068 #define EXTI_IMR2_IM34 EXTI_IMR2_IM34_Msk /*!< Interrupt Mask on line 34 */
4069 #define EXTI_IMR2_IM35_Pos (3U)
4070 #define EXTI_IMR2_IM35_Msk (0x1UL << EXTI_IMR2_IM35_Pos) /*!< 0x00000008 */
4071 #define EXTI_IMR2_IM35 EXTI_IMR2_IM35_Msk /*!< Interrupt Mask on line 35 */
4072 #define EXTI_IMR2_IM36_Pos (4U)
4073 #define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) /*!< 0x00000010 */
4074 #define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk /*!< Interrupt Mask on line 36 */
4075 #define EXTI_IMR2_IM37_Pos (5U)
4076 #define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) /*!< 0x00000020 */
4077 #define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk /*!< Interrupt Mask on line 37 */
4078 #define EXTI_IMR2_IM38_Pos (6U)
4079 #define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) /*!< 0x00000040 */
4080 #define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk /*!< Interrupt Mask on line 38 */
4081 #define EXTI_IMR2_IM39_Pos (7U)
4082 #define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) /*!< 0x00000080 */
4083 #define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk /*!< Interrupt Mask on line 39 */
4084 #define EXTI_IMR2_IM40_Pos (8U)
4085 #define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) /*!< 0x00000100 */
4086 #define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk /*!< Interrupt Mask on line 40 */
4087 #define EXTI_IMR2_IM41_Pos (9U)
4088 #define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) /*!< 0x00000200 */
4089 #define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk /*!< Interrupt Mask on line 41 */
4090 #define EXTI_IMR2_IM42_Pos (10U)
4091 #define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) /*!< 0x00000400 */
4092 #define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk /*!< Interrupt Mask on line 42 */
4093 #define EXTI_IMR2_IM_Pos (0U)
4094 #define EXTI_IMR2_IM_Msk (0x7FFUL << EXTI_IMR2_IM_Pos) /*!< 0x000007FF */
4095 #define EXTI_IMR2_IM EXTI_IMR2_IM_Msk /*!< Interrupt Mask all */
4096
4097 /******************* Bit definition for EXTI_EMR2 register ******************/
4098 #define EXTI_EMR2_EM34_Pos (2U)
4099 #define EXTI_EMR2_EM34_Msk (0x1UL << EXTI_EMR2_EM34_Pos) /*!< 0x00000004 */
4100 #define EXTI_EMR2_EM34 EXTI_EMR2_EM34_Msk /*!< Event Mask on line 34 */
4101 #define EXTI_EMR2_EM35_Pos (3U)
4102 #define EXTI_EMR2_EM35_Msk (0x1UL << EXTI_EMR2_EM35_Pos) /*!< 0x00000008 */
4103 #define EXTI_EMR2_EM35 EXTI_EMR2_EM35_Msk /*!< Event Mask on line 35 */
4104 #define EXTI_EMR2_EM36_Pos (4U)
4105 #define EXTI_EMR2_EM36_Msk (0x1UL << EXTI_EMR2_EM36_Pos) /*!< 0x00000010 */
4106 #define EXTI_EMR2_EM36 EXTI_EMR2_EM36_Msk /*!< Event Mask on line 36 */
4107 #define EXTI_EMR2_EM37_Pos (5U)
4108 #define EXTI_EMR2_EM37_Msk (0x1UL << EXTI_EMR2_EM37_Pos) /*!< 0x00000020 */
4109 #define EXTI_EMR2_EM37 EXTI_EMR2_EM37_Msk /*!< Event Mask on line 37 */
4110 #define EXTI_EMR2_EM38_Pos (6U)
4111 #define EXTI_EMR2_EM38_Msk (0x1UL << EXTI_EMR2_EM38_Pos) /*!< 0x00000040 */
4112 #define EXTI_EMR2_EM38 EXTI_EMR2_EM38_Msk /*!< Event Mask on line 38 */
4113 #define EXTI_EMR2_EM39_Pos (7U)
4114 #define EXTI_EMR2_EM39_Msk (0x1UL << EXTI_EMR2_EM39_Pos) /*!< 0x00000080 */
4115 #define EXTI_EMR2_EM39 EXTI_EMR2_EM39_Msk /*!< Event Mask on line 39 */
4116 #define EXTI_EMR2_EM40_Pos (8U)
4117 #define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) /*!< 0x00000100 */
4118 #define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk /*!< Event Mask on line 40 */
4119 #define EXTI_EMR2_EM41_Pos (9U)
4120 #define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) /*!< 0x00000200 */
4121 #define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk /*!< Event Mask on line 41 */
4122 #define EXTI_EMR2_EM42_Pos (10U)
4123 #define EXTI_EMR2_EM42_Msk (0x1UL << EXTI_EMR2_EM42_Pos) /*!< 0x00000400 */
4124 #define EXTI_EMR2_EM42 EXTI_EMR2_EM42_Msk /*!< Event Mask on line 42 */
4125 #define EXTI_EMR2_EM_Pos (0U)
4126 #define EXTI_EMR2_EM_Msk (0x7FFUL << EXTI_EMR2_EM_Pos) /*!< 0x000007FF */
4127 #define EXTI_EMR2_EM EXTI_EMR2_EM_Msk /*!< Interrupt Mask all */
4128
4129 /****************** Bit definition for EXTI_RTSR2 register ******************/
4130 #define EXTI_RTSR2_RT38_Pos (6U)
4131 #define EXTI_RTSR2_RT38_Msk (0x1UL << EXTI_RTSR2_RT38_Pos) /*!< 0x00000040 */
4132 #define EXTI_RTSR2_RT38 EXTI_RTSR2_RT38_Msk /*!< Rising trigger event configuration bit of line 38 */
4133 #define EXTI_RTSR2_RT39_Pos (7U)
4134 #define EXTI_RTSR2_RT39_Msk (0x1UL << EXTI_RTSR2_RT39_Pos) /*!< 0x00000080 */
4135 #define EXTI_RTSR2_RT39 EXTI_RTSR2_RT39_Msk /*!< Rising trigger event configuration bit of line 39 */
4136 #define EXTI_RTSR2_RT40_Pos (8U)
4137 #define EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos) /*!< 0x00000100 */
4138 #define EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk /*!< Rising trigger event configuration bit of line 40 */
4139 #define EXTI_RTSR2_RT41_Pos (9U)
4140 #define EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos) /*!< 0x00000200 */
4141 #define EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk /*!< Rising trigger event configuration bit of line 41 */
4142
4143 /****************** Bit definition for EXTI_FTSR2 register ******************/
4144 #define EXTI_FTSR2_FT38_Pos (6U)
4145 #define EXTI_FTSR2_FT38_Msk (0x1UL << EXTI_FTSR2_FT38_Pos) /*!< 0x00000040 */
4146 #define EXTI_FTSR2_FT38 EXTI_FTSR2_FT38_Msk /*!< Falling trigger event configuration bit of line 37 */
4147 #define EXTI_FTSR2_FT39_Pos (7U)
4148 #define EXTI_FTSR2_FT39_Msk (0x1UL << EXTI_FTSR2_FT39_Pos) /*!< 0x00000080 */
4149 #define EXTI_FTSR2_FT39 EXTI_FTSR2_FT39_Msk /*!< Falling trigger event configuration bit of line 39 */
4150 #define EXTI_FTSR2_FT40_Pos (8U)
4151 #define EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos) /*!< 0x00000100 */
4152 #define EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk /*!< Falling trigger event configuration bit of line 40 */
4153 #define EXTI_FTSR2_FT41_Pos (9U)
4154 #define EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos) /*!< 0x00000200 */
4155 #define EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk /*!< Falling trigger event configuration bit of line 41 */
4156
4157 /****************** Bit definition for EXTI_SWIER2 register *****************/
4158 #define EXTI_SWIER2_SWI38_Pos (6U)
4159 #define EXTI_SWIER2_SWI38_Msk (0x1UL << EXTI_SWIER2_SWI38_Pos) /*!< 0x00000040 */
4160 #define EXTI_SWIER2_SWI38 EXTI_SWIER2_SWI38_Msk /*!< Software Interrupt on line 38 */
4161 #define EXTI_SWIER2_SWI39_Pos (7U)
4162 #define EXTI_SWIER2_SWI39_Msk (0x1UL << EXTI_SWIER2_SWI39_Pos) /*!< 0x00000080 */
4163 #define EXTI_SWIER2_SWI39 EXTI_SWIER2_SWI39_Msk /*!< Software Interrupt on line 39 */
4164 #define EXTI_SWIER2_SWI40_Pos (8U)
4165 #define EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos) /*!< 0x00000100 */
4166 #define EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk /*!< Software Interrupt on line 40 */
4167 #define EXTI_SWIER2_SWI41_Pos (9U)
4168 #define EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos) /*!< 0x00000200 */
4169 #define EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk /*!< Software Interrupt on line 41 */
4170
4171 /******************* Bit definition for EXTI_PR2 register *******************/
4172 #define EXTI_PR2_PIF38_Pos (6U)
4173 #define EXTI_PR2_PIF38_Msk (0x1UL << EXTI_PR2_PIF38_Pos) /*!< 0x00000040 */
4174 #define EXTI_PR2_PIF38 EXTI_PR2_PIF38_Msk /*!< Pending bit for line 38 */
4175 #define EXTI_PR2_PIF39_Pos (7U)
4176 #define EXTI_PR2_PIF39_Msk (0x1UL << EXTI_PR2_PIF39_Pos) /*!< 0x00000080 */
4177 #define EXTI_PR2_PIF39 EXTI_PR2_PIF39_Msk /*!< Pending bit for line 39 */
4178 #define EXTI_PR2_PIF40_Pos (8U)
4179 #define EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos) /*!< 0x00000100 */
4180 #define EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk /*!< Pending bit for line 40 */
4181 #define EXTI_PR2_PIF41_Pos (9U)
4182 #define EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos) /*!< 0x00000200 */
4183 #define EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk /*!< Pending bit for line 41 */
4184
4185 /******************************************************************************/
4186 /* */
4187 /* Flexible Datarate Controller Area Network */
4188 /* */
4189 /******************************************************************************/
4190 /*!<FDCAN control and status registers */
4191 /***************** Bit definition for FDCAN_CREL register *******************/
4192 #define FDCAN_CREL_DAY_Pos (0U)
4193 #define FDCAN_CREL_DAY_Msk (0xFFUL << FDCAN_CREL_DAY_Pos) /*!< 0x000000FF */
4194 #define FDCAN_CREL_DAY FDCAN_CREL_DAY_Msk /*!<Timestamp Day */
4195 #define FDCAN_CREL_MON_Pos (8U)
4196 #define FDCAN_CREL_MON_Msk (0xFFUL << FDCAN_CREL_MON_Pos) /*!< 0x0000FF00 */
4197 #define FDCAN_CREL_MON FDCAN_CREL_MON_Msk /*!<Timestamp Month */
4198 #define FDCAN_CREL_YEAR_Pos (16U)
4199 #define FDCAN_CREL_YEAR_Msk (0xFUL << FDCAN_CREL_YEAR_Pos) /*!< 0x000F0000 */
4200 #define FDCAN_CREL_YEAR FDCAN_CREL_YEAR_Msk /*!<Timestamp Year */
4201 #define FDCAN_CREL_SUBSTEP_Pos (20U)
4202 #define FDCAN_CREL_SUBSTEP_Msk (0xFUL << FDCAN_CREL_SUBSTEP_Pos) /*!< 0x00F00000 */
4203 #define FDCAN_CREL_SUBSTEP FDCAN_CREL_SUBSTEP_Msk /*!<Sub-step of Core release */
4204 #define FDCAN_CREL_STEP_Pos (24U)
4205 #define FDCAN_CREL_STEP_Msk (0xFUL << FDCAN_CREL_STEP_Pos) /*!< 0x0F000000 */
4206 #define FDCAN_CREL_STEP FDCAN_CREL_STEP_Msk /*!<Step of Core release */
4207 #define FDCAN_CREL_REL_Pos (28U)
4208 #define FDCAN_CREL_REL_Msk (0xFUL << FDCAN_CREL_REL_Pos) /*!< 0xF0000000 */
4209 #define FDCAN_CREL_REL FDCAN_CREL_REL_Msk /*!<Core release */
4210
4211 /***************** Bit definition for FDCAN_ENDN register *******************/
4212 #define FDCAN_ENDN_ETV_Pos (0U)
4213 #define FDCAN_ENDN_ETV_Msk (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos) /*!< 0xFFFFFFFF */
4214 #define FDCAN_ENDN_ETV FDCAN_ENDN_ETV_Msk /*!<Endiannes Test Value */
4215
4216 /***************** Bit definition for FDCAN_DBTP register *******************/
4217 #define FDCAN_DBTP_DSJW_Pos (0U)
4218 #define FDCAN_DBTP_DSJW_Msk (0xFUL << FDCAN_DBTP_DSJW_Pos) /*!< 0x0000000F */
4219 #define FDCAN_DBTP_DSJW FDCAN_DBTP_DSJW_Msk /*!<Synchronization Jump Width */
4220 #define FDCAN_DBTP_DTSEG2_Pos (4U)
4221 #define FDCAN_DBTP_DTSEG2_Msk (0xFUL << FDCAN_DBTP_DTSEG2_Pos) /*!< 0x000000F0 */
4222 #define FDCAN_DBTP_DTSEG2 FDCAN_DBTP_DTSEG2_Msk /*!<Data time segment after sample point */
4223 #define FDCAN_DBTP_DTSEG1_Pos (8U)
4224 #define FDCAN_DBTP_DTSEG1_Msk (0x1FUL << FDCAN_DBTP_DTSEG1_Pos) /*!< 0x00001F00 */
4225 #define FDCAN_DBTP_DTSEG1 FDCAN_DBTP_DTSEG1_Msk /*!<Data time segment before sample point */
4226 #define FDCAN_DBTP_DBRP_Pos (16U)
4227 #define FDCAN_DBTP_DBRP_Msk (0x1FUL << FDCAN_DBTP_DBRP_Pos) /*!< 0x001F0000 */
4228 #define FDCAN_DBTP_DBRP FDCAN_DBTP_DBRP_Msk /*!<Data BIt Rate Prescaler */
4229 #define FDCAN_DBTP_TDC_Pos (23U)
4230 #define FDCAN_DBTP_TDC_Msk (0x1UL << FDCAN_DBTP_TDC_Pos) /*!< 0x00800000 */
4231 #define FDCAN_DBTP_TDC FDCAN_DBTP_TDC_Msk /*!<Transceiver Delay Compensation */
4232
4233 /***************** Bit definition for FDCAN_TEST register *******************/
4234 #define FDCAN_TEST_LBCK_Pos (4U)
4235 #define FDCAN_TEST_LBCK_Msk (0x1UL << FDCAN_TEST_LBCK_Pos) /*!< 0x00000010 */
4236 #define FDCAN_TEST_LBCK FDCAN_TEST_LBCK_Msk /*!<Loop Back mode */
4237 #define FDCAN_TEST_TX_Pos (5U)
4238 #define FDCAN_TEST_TX_Msk (0x3UL << FDCAN_TEST_TX_Pos) /*!< 0x00000060 */
4239 #define FDCAN_TEST_TX FDCAN_TEST_TX_Msk /*!<Control of Transmit Pin */
4240 #define FDCAN_TEST_RX_Pos (7U)
4241 #define FDCAN_TEST_RX_Msk (0x1UL << FDCAN_TEST_RX_Pos) /*!< 0x00000080 */
4242 #define FDCAN_TEST_RX FDCAN_TEST_RX_Msk /*!<Receive Pin */
4243
4244 /***************** Bit definition for FDCAN_RWD register ********************/
4245 #define FDCAN_RWD_WDC_Pos (0U)
4246 #define FDCAN_RWD_WDC_Msk (0xFFUL << FDCAN_RWD_WDC_Pos) /*!< 0x000000FF */
4247 #define FDCAN_RWD_WDC FDCAN_RWD_WDC_Msk /*!<Watchdog configuration */
4248 #define FDCAN_RWD_WDV_Pos (8U)
4249 #define FDCAN_RWD_WDV_Msk (0xFFUL << FDCAN_RWD_WDV_Pos) /*!< 0x0000FF00 */
4250 #define FDCAN_RWD_WDV FDCAN_RWD_WDV_Msk /*!<Watchdog value */
4251
4252 /***************** Bit definition for FDCAN_CCCR register ********************/
4253 #define FDCAN_CCCR_INIT_Pos (0U)
4254 #define FDCAN_CCCR_INIT_Msk (0x1UL << FDCAN_CCCR_INIT_Pos) /*!< 0x00000001 */
4255 #define FDCAN_CCCR_INIT FDCAN_CCCR_INIT_Msk /*!<Initialization */
4256 #define FDCAN_CCCR_CCE_Pos (1U)
4257 #define FDCAN_CCCR_CCE_Msk (0x1UL << FDCAN_CCCR_CCE_Pos) /*!< 0x00000002 */
4258 #define FDCAN_CCCR_CCE FDCAN_CCCR_CCE_Msk /*!<Configuration Change Enable */
4259 #define FDCAN_CCCR_ASM_Pos (2U)
4260 #define FDCAN_CCCR_ASM_Msk (0x1UL << FDCAN_CCCR_ASM_Pos) /*!< 0x00000004 */
4261 #define FDCAN_CCCR_ASM FDCAN_CCCR_ASM_Msk /*!<ASM Restricted Operation Mode */
4262 #define FDCAN_CCCR_CSA_Pos (3U)
4263 #define FDCAN_CCCR_CSA_Msk (0x1UL << FDCAN_CCCR_CSA_Pos) /*!< 0x00000008 */
4264 #define FDCAN_CCCR_CSA FDCAN_CCCR_CSA_Msk /*!<Clock Stop Acknowledge */
4265 #define FDCAN_CCCR_CSR_Pos (4U)
4266 #define FDCAN_CCCR_CSR_Msk (0x1UL << FDCAN_CCCR_CSR_Pos) /*!< 0x00000010 */
4267 #define FDCAN_CCCR_CSR FDCAN_CCCR_CSR_Msk /*!<Clock Stop Request */
4268 #define FDCAN_CCCR_MON_Pos (5U)
4269 #define FDCAN_CCCR_MON_Msk (0x1UL << FDCAN_CCCR_MON_Pos) /*!< 0x00000020 */
4270 #define FDCAN_CCCR_MON FDCAN_CCCR_MON_Msk /*!<Bus Monitoring Mode */
4271 #define FDCAN_CCCR_DAR_Pos (6U)
4272 #define FDCAN_CCCR_DAR_Msk (0x1UL << FDCAN_CCCR_DAR_Pos) /*!< 0x00000040 */
4273 #define FDCAN_CCCR_DAR FDCAN_CCCR_DAR_Msk /*!<Disable Automatic Retransmission */
4274 #define FDCAN_CCCR_TEST_Pos (7U)
4275 #define FDCAN_CCCR_TEST_Msk (0x1UL << FDCAN_CCCR_TEST_Pos) /*!< 0x00000080 */
4276 #define FDCAN_CCCR_TEST FDCAN_CCCR_TEST_Msk /*!<Test Mode Enable */
4277 #define FDCAN_CCCR_FDOE_Pos (8U)
4278 #define FDCAN_CCCR_FDOE_Msk (0x1UL << FDCAN_CCCR_FDOE_Pos) /*!< 0x00000100 */
4279 #define FDCAN_CCCR_FDOE FDCAN_CCCR_FDOE_Msk /*!<FD Operation Enable */
4280 #define FDCAN_CCCR_BRSE_Pos (9U)
4281 #define FDCAN_CCCR_BRSE_Msk (0x1UL << FDCAN_CCCR_BRSE_Pos) /*!< 0x00000200 */
4282 #define FDCAN_CCCR_BRSE FDCAN_CCCR_BRSE_Msk /*!<FDCAN Bit Rate Switching */
4283 #define FDCAN_CCCR_PXHD_Pos (12U)
4284 #define FDCAN_CCCR_PXHD_Msk (0x1UL << FDCAN_CCCR_PXHD_Pos) /*!< 0x00001000 */
4285 #define FDCAN_CCCR_PXHD FDCAN_CCCR_PXHD_Msk /*!<Protocol Exception Handling Disable */
4286 #define FDCAN_CCCR_EFBI_Pos (13U)
4287 #define FDCAN_CCCR_EFBI_Msk (0x1UL << FDCAN_CCCR_EFBI_Pos) /*!< 0x00002000 */
4288 #define FDCAN_CCCR_EFBI FDCAN_CCCR_EFBI_Msk /*!<Edge Filtering during Bus Integration */
4289 #define FDCAN_CCCR_TXP_Pos (14U)
4290 #define FDCAN_CCCR_TXP_Msk (0x1UL << FDCAN_CCCR_TXP_Pos) /*!< 0x00004000 */
4291 #define FDCAN_CCCR_TXP FDCAN_CCCR_TXP_Msk /*!<Two CAN bit times Pause */
4292 #define FDCAN_CCCR_NISO_Pos (15U)
4293 #define FDCAN_CCCR_NISO_Msk (0x1UL << FDCAN_CCCR_NISO_Pos) /*!< 0x00008000 */
4294 #define FDCAN_CCCR_NISO FDCAN_CCCR_NISO_Msk /*!<Non ISO Operation */
4295
4296 /***************** Bit definition for FDCAN_NBTP register ********************/
4297 #define FDCAN_NBTP_NTSEG2_Pos (0U)
4298 #define FDCAN_NBTP_NTSEG2_Msk (0x7FUL << FDCAN_NBTP_NTSEG2_Pos) /*!< 0x0000007F */
4299 #define FDCAN_NBTP_NTSEG2 FDCAN_NBTP_NTSEG2_Msk /*!<Nominal Time segment after sample point */
4300 #define FDCAN_NBTP_NTSEG1_Pos (8U)
4301 #define FDCAN_NBTP_NTSEG1_Msk (0xFFUL << FDCAN_NBTP_NTSEG1_Pos) /*!< 0x0000FF00 */
4302 #define FDCAN_NBTP_NTSEG1 FDCAN_NBTP_NTSEG1_Msk /*!<Nominal Time segment before sample point */
4303 #define FDCAN_NBTP_NBRP_Pos (16U)
4304 #define FDCAN_NBTP_NBRP_Msk (0x1FFUL << FDCAN_NBTP_NBRP_Pos) /*!< 0x01FF0000 */
4305 #define FDCAN_NBTP_NBRP FDCAN_NBTP_NBRP_Msk /*!<Bit Rate Prescaler */
4306 #define FDCAN_NBTP_NSJW_Pos (25U)
4307 #define FDCAN_NBTP_NSJW_Msk (0x7FUL << FDCAN_NBTP_NSJW_Pos) /*!< 0xFE000000 */
4308 #define FDCAN_NBTP_NSJW FDCAN_NBTP_NSJW_Msk /*!<Nominal (Re)Synchronization Jump Width */
4309
4310 /***************** Bit definition for FDCAN_TSCC register ********************/
4311 #define FDCAN_TSCC_TSS_Pos (0U)
4312 #define FDCAN_TSCC_TSS_Msk (0x3UL << FDCAN_TSCC_TSS_Pos) /*!< 0x00000003 */
4313 #define FDCAN_TSCC_TSS FDCAN_TSCC_TSS_Msk /*!<Timestamp Select */
4314 #define FDCAN_TSCC_TCP_Pos (16U)
4315 #define FDCAN_TSCC_TCP_Msk (0xFUL << FDCAN_TSCC_TCP_Pos) /*!< 0x000F0000 */
4316 #define FDCAN_TSCC_TCP FDCAN_TSCC_TCP_Msk /*!<Timestamp Counter Prescaler */
4317
4318 /***************** Bit definition for FDCAN_TSCV register ********************/
4319 #define FDCAN_TSCV_TSC_Pos (0U)
4320 #define FDCAN_TSCV_TSC_Msk (0xFFFFUL << FDCAN_TSCV_TSC_Pos) /*!< 0x0000FFFF */
4321 #define FDCAN_TSCV_TSC FDCAN_TSCV_TSC_Msk /*!<Timestamp Counter */
4322
4323 /***************** Bit definition for FDCAN_TOCC register ********************/
4324 #define FDCAN_TOCC_ETOC_Pos (0U)
4325 #define FDCAN_TOCC_ETOC_Msk (0x1UL << FDCAN_TOCC_ETOC_Pos) /*!< 0x00000001 */
4326 #define FDCAN_TOCC_ETOC FDCAN_TOCC_ETOC_Msk /*!<Enable Timeout Counter */
4327 #define FDCAN_TOCC_TOS_Pos (1U)
4328 #define FDCAN_TOCC_TOS_Msk (0x3UL << FDCAN_TOCC_TOS_Pos) /*!< 0x00000006 */
4329 #define FDCAN_TOCC_TOS FDCAN_TOCC_TOS_Msk /*!<Timeout Select */
4330 #define FDCAN_TOCC_TOP_Pos (16U)
4331 #define FDCAN_TOCC_TOP_Msk (0xFFFFUL << FDCAN_TOCC_TOP_Pos) /*!< 0xFFFF0000 */
4332 #define FDCAN_TOCC_TOP FDCAN_TOCC_TOP_Msk /*!<Timeout Period */
4333
4334 /***************** Bit definition for FDCAN_TOCV register ********************/
4335 #define FDCAN_TOCV_TOC_Pos (0U)
4336 #define FDCAN_TOCV_TOC_Msk (0xFFFFUL << FDCAN_TOCV_TOC_Pos) /*!< 0x0000FFFF */
4337 #define FDCAN_TOCV_TOC FDCAN_TOCV_TOC_Msk /*!<Timeout Counter */
4338
4339 /***************** Bit definition for FDCAN_ECR register *********************/
4340 #define FDCAN_ECR_TEC_Pos (0U)
4341 #define FDCAN_ECR_TEC_Msk (0xFFUL << FDCAN_ECR_TEC_Pos) /*!< 0x000000FF */
4342 #define FDCAN_ECR_TEC FDCAN_ECR_TEC_Msk /*!<Transmit Error Counter */
4343 #define FDCAN_ECR_REC_Pos (8U)
4344 #define FDCAN_ECR_REC_Msk (0x7FUL << FDCAN_ECR_REC_Pos) /*!< 0x00007F00 */
4345 #define FDCAN_ECR_REC FDCAN_ECR_REC_Msk /*!<Receive Error Counter */
4346 #define FDCAN_ECR_RP_Pos (15U)
4347 #define FDCAN_ECR_RP_Msk (0x1UL << FDCAN_ECR_RP_Pos) /*!< 0x00008000 */
4348 #define FDCAN_ECR_RP FDCAN_ECR_RP_Msk /*!<Receive Error Passive */
4349 #define FDCAN_ECR_CEL_Pos (16U)
4350 #define FDCAN_ECR_CEL_Msk (0xFFUL << FDCAN_ECR_CEL_Pos) /*!< 0x00FF0000 */
4351 #define FDCAN_ECR_CEL FDCAN_ECR_CEL_Msk /*!<CAN Error Logging */
4352
4353 /***************** Bit definition for FDCAN_PSR register *********************/
4354 #define FDCAN_PSR_LEC_Pos (0U)
4355 #define FDCAN_PSR_LEC_Msk (0x7UL << FDCAN_PSR_LEC_Pos) /*!< 0x00000007 */
4356 #define FDCAN_PSR_LEC FDCAN_PSR_LEC_Msk /*!<Last Error Code */
4357 #define FDCAN_PSR_ACT_Pos (3U)
4358 #define FDCAN_PSR_ACT_Msk (0x3UL << FDCAN_PSR_ACT_Pos) /*!< 0x00000018 */
4359 #define FDCAN_PSR_ACT FDCAN_PSR_ACT_Msk /*!<Activity */
4360 #define FDCAN_PSR_EP_Pos (5U)
4361 #define FDCAN_PSR_EP_Msk (0x1UL << FDCAN_PSR_EP_Pos) /*!< 0x00000020 */
4362 #define FDCAN_PSR_EP FDCAN_PSR_EP_Msk /*!<Error Passive */
4363 #define FDCAN_PSR_EW_Pos (6U)
4364 #define FDCAN_PSR_EW_Msk (0x1UL << FDCAN_PSR_EW_Pos) /*!< 0x00000040 */
4365 #define FDCAN_PSR_EW FDCAN_PSR_EW_Msk /*!<Warning Status */
4366 #define FDCAN_PSR_BO_Pos (7U)
4367 #define FDCAN_PSR_BO_Msk (0x1UL << FDCAN_PSR_BO_Pos) /*!< 0x00000080 */
4368 #define FDCAN_PSR_BO FDCAN_PSR_BO_Msk /*!<Bus_Off Status */
4369 #define FDCAN_PSR_DLEC_Pos (8U)
4370 #define FDCAN_PSR_DLEC_Msk (0x7UL << FDCAN_PSR_DLEC_Pos) /*!< 0x00000700 */
4371 #define FDCAN_PSR_DLEC FDCAN_PSR_DLEC_Msk /*!<Data Last Error Code */
4372 #define FDCAN_PSR_RESI_Pos (11U)
4373 #define FDCAN_PSR_RESI_Msk (0x1UL << FDCAN_PSR_RESI_Pos) /*!< 0x00000800 */
4374 #define FDCAN_PSR_RESI FDCAN_PSR_RESI_Msk /*!<ESI flag of last received FDCAN Message */
4375 #define FDCAN_PSR_RBRS_Pos (12U)
4376 #define FDCAN_PSR_RBRS_Msk (0x1UL << FDCAN_PSR_RBRS_Pos) /*!< 0x00001000 */
4377 #define FDCAN_PSR_RBRS FDCAN_PSR_RBRS_Msk /*!<BRS flag of last received FDCAN Message */
4378 #define FDCAN_PSR_REDL_Pos (13U)
4379 #define FDCAN_PSR_REDL_Msk (0x1UL << FDCAN_PSR_REDL_Pos) /*!< 0x00002000 */
4380 #define FDCAN_PSR_REDL FDCAN_PSR_REDL_Msk /*!<Received FDCAN Message */
4381 #define FDCAN_PSR_PXE_Pos (14U)
4382 #define FDCAN_PSR_PXE_Msk (0x1UL << FDCAN_PSR_PXE_Pos) /*!< 0x00004000 */
4383 #define FDCAN_PSR_PXE FDCAN_PSR_PXE_Msk /*!<Protocol Exception Event */
4384 #define FDCAN_PSR_TDCV_Pos (16U)
4385 #define FDCAN_PSR_TDCV_Msk (0x7FUL << FDCAN_PSR_TDCV_Pos) /*!< 0x007F0000 */
4386 #define FDCAN_PSR_TDCV FDCAN_PSR_TDCV_Msk /*!<Transmitter Delay Compensation Value */
4387
4388 /***************** Bit definition for FDCAN_TDCR register ********************/
4389 #define FDCAN_TDCR_TDCF_Pos (0U)
4390 #define FDCAN_TDCR_TDCF_Msk (0x7FUL << FDCAN_TDCR_TDCF_Pos) /*!< 0x0000007F */
4391 #define FDCAN_TDCR_TDCF FDCAN_TDCR_TDCF_Msk /*!<Transmitter Delay Compensation Filter */
4392 #define FDCAN_TDCR_TDCO_Pos (8U)
4393 #define FDCAN_TDCR_TDCO_Msk (0x7FUL << FDCAN_TDCR_TDCO_Pos) /*!< 0x00007F00 */
4394 #define FDCAN_TDCR_TDCO FDCAN_TDCR_TDCO_Msk /*!<Transmitter Delay Compensation Offset */
4395
4396 /***************** Bit definition for FDCAN_IR register **********************/
4397 #define FDCAN_IR_RF0N_Pos (0U)
4398 #define FDCAN_IR_RF0N_Msk (0x1UL << FDCAN_IR_RF0N_Pos) /*!< 0x00000001 */
4399 #define FDCAN_IR_RF0N FDCAN_IR_RF0N_Msk /*!<Rx FIFO 0 New Message */
4400 #define FDCAN_IR_RF0F_Pos (1U)
4401 #define FDCAN_IR_RF0F_Msk (0x1UL << FDCAN_IR_RF0F_Pos) /*!< 0x00000002 */
4402 #define FDCAN_IR_RF0F FDCAN_IR_RF0F_Msk /*!<Rx FIFO 0 Full */
4403 #define FDCAN_IR_RF0L_Pos (2U)
4404 #define FDCAN_IR_RF0L_Msk (0x1UL << FDCAN_IR_RF0L_Pos) /*!< 0x00000004 */
4405 #define FDCAN_IR_RF0L FDCAN_IR_RF0L_Msk /*!<Rx FIFO 0 Message Lost */
4406 #define FDCAN_IR_RF1N_Pos (3U)
4407 #define FDCAN_IR_RF1N_Msk (0x1UL << FDCAN_IR_RF1N_Pos) /*!< 0x00000008 */
4408 #define FDCAN_IR_RF1N FDCAN_IR_RF1N_Msk /*!<Rx FIFO 1 New Message */
4409 #define FDCAN_IR_RF1F_Pos (4U)
4410 #define FDCAN_IR_RF1F_Msk (0x1UL << FDCAN_IR_RF1F_Pos) /*!< 0x00000010 */
4411 #define FDCAN_IR_RF1F FDCAN_IR_RF1F_Msk /*!<Rx FIFO 1 Full */
4412 #define FDCAN_IR_RF1L_Pos (5U)
4413 #define FDCAN_IR_RF1L_Msk (0x1UL << FDCAN_IR_RF1L_Pos) /*!< 0x00000020 */
4414 #define FDCAN_IR_RF1L FDCAN_IR_RF1L_Msk /*!<Rx FIFO 1 Message Lost */
4415 #define FDCAN_IR_HPM_Pos (6U)
4416 #define FDCAN_IR_HPM_Msk (0x1UL << FDCAN_IR_HPM_Pos) /*!< 0x00000040 */
4417 #define FDCAN_IR_HPM FDCAN_IR_HPM_Msk /*!<High Priority Message */
4418 #define FDCAN_IR_TC_Pos (7U)
4419 #define FDCAN_IR_TC_Msk (0x1UL << FDCAN_IR_TC_Pos) /*!< 0x00000080 */
4420 #define FDCAN_IR_TC FDCAN_IR_TC_Msk /*!<Transmission Completed */
4421 #define FDCAN_IR_TCF_Pos (8U)
4422 #define FDCAN_IR_TCF_Msk (0x1UL << FDCAN_IR_TCF_Pos) /*!< 0x00000100 */
4423 #define FDCAN_IR_TCF FDCAN_IR_TCF_Msk /*!<Transmission Cancellation Finished */
4424 #define FDCAN_IR_TFE_Pos (9U)
4425 #define FDCAN_IR_TFE_Msk (0x1UL << FDCAN_IR_TFE_Pos) /*!< 0x00000200 */
4426 #define FDCAN_IR_TFE FDCAN_IR_TFE_Msk /*!<Tx FIFO Empty */
4427 #define FDCAN_IR_TEFN_Pos (10U)
4428 #define FDCAN_IR_TEFN_Msk (0x1UL << FDCAN_IR_TEFN_Pos) /*!< 0x00000400 */
4429 #define FDCAN_IR_TEFN FDCAN_IR_TEFN_Msk /*!<Tx Event FIFO New Entry */
4430 #define FDCAN_IR_TEFF_Pos (11U)
4431 #define FDCAN_IR_TEFF_Msk (0x1UL << FDCAN_IR_TEFF_Pos) /*!< 0x00000800 */
4432 #define FDCAN_IR_TEFF FDCAN_IR_TEFF_Msk /*!<Tx Event FIFO Full */
4433 #define FDCAN_IR_TEFL_Pos (12U)
4434 #define FDCAN_IR_TEFL_Msk (0x1UL << FDCAN_IR_TEFL_Pos) /*!< 0x00001000 */
4435 #define FDCAN_IR_TEFL FDCAN_IR_TEFL_Msk /*!<Tx Event FIFO Element Lost */
4436 #define FDCAN_IR_TSW_Pos (13U)
4437 #define FDCAN_IR_TSW_Msk (0x1UL << FDCAN_IR_TSW_Pos) /*!< 0x00002000 */
4438 #define FDCAN_IR_TSW FDCAN_IR_TSW_Msk /*!<Timestamp Wraparound */
4439 #define FDCAN_IR_MRAF_Pos (14U)
4440 #define FDCAN_IR_MRAF_Msk (0x1UL << FDCAN_IR_MRAF_Pos) /*!< 0x00004000 */
4441 #define FDCAN_IR_MRAF FDCAN_IR_MRAF_Msk /*!<Message RAM Access Failure */
4442 #define FDCAN_IR_TOO_Pos (15U)
4443 #define FDCAN_IR_TOO_Msk (0x1UL << FDCAN_IR_TOO_Pos) /*!< 0x00008000 */
4444 #define FDCAN_IR_TOO FDCAN_IR_TOO_Msk /*!<Timeout Occurred */
4445 #define FDCAN_IR_ELO_Pos (16U)
4446 #define FDCAN_IR_ELO_Msk (0x1UL << FDCAN_IR_ELO_Pos) /*!< 0x00010000 */
4447 #define FDCAN_IR_ELO FDCAN_IR_ELO_Msk /*!<Error Logging Overflow */
4448 #define FDCAN_IR_EP_Pos (17U)
4449 #define FDCAN_IR_EP_Msk (0x1UL << FDCAN_IR_EP_Pos) /*!< 0x00020000 */
4450 #define FDCAN_IR_EP FDCAN_IR_EP_Msk /*!<Error Passive */
4451 #define FDCAN_IR_EW_Pos (18U)
4452 #define FDCAN_IR_EW_Msk (0x1UL << FDCAN_IR_EW_Pos) /*!< 0x00040000 */
4453 #define FDCAN_IR_EW FDCAN_IR_EW_Msk /*!<Warning Status */
4454 #define FDCAN_IR_BO_Pos (19U)
4455 #define FDCAN_IR_BO_Msk (0x1UL << FDCAN_IR_BO_Pos) /*!< 0x00080000 */
4456 #define FDCAN_IR_BO FDCAN_IR_BO_Msk /*!<Bus_Off Status */
4457 #define FDCAN_IR_WDI_Pos (20U)
4458 #define FDCAN_IR_WDI_Msk (0x1UL << FDCAN_IR_WDI_Pos) /*!< 0x00100000 */
4459 #define FDCAN_IR_WDI FDCAN_IR_WDI_Msk /*!<Watchdog Interrupt */
4460 #define FDCAN_IR_PEA_Pos (21U)
4461 #define FDCAN_IR_PEA_Msk (0x1UL << FDCAN_IR_PEA_Pos) /*!< 0x00200000 */
4462 #define FDCAN_IR_PEA FDCAN_IR_PEA_Msk /*!<Protocol Error in Arbitration Phase */
4463 #define FDCAN_IR_PED_Pos (22U)
4464 #define FDCAN_IR_PED_Msk (0x1UL << FDCAN_IR_PED_Pos) /*!< 0x00400000 */
4465 #define FDCAN_IR_PED FDCAN_IR_PED_Msk /*!<Protocol Error in Data Phase */
4466 #define FDCAN_IR_ARA_Pos (23U)
4467 #define FDCAN_IR_ARA_Msk (0x1UL << FDCAN_IR_ARA_Pos) /*!< 0x00800000 */
4468 #define FDCAN_IR_ARA FDCAN_IR_ARA_Msk /*!<Access to Reserved Address */
4469
4470 /***************** Bit definition for FDCAN_IE register **********************/
4471 #define FDCAN_IE_RF0NE_Pos (0U)
4472 #define FDCAN_IE_RF0NE_Msk (0x1UL << FDCAN_IE_RF0NE_Pos) /*!< 0x00000001 */
4473 #define FDCAN_IE_RF0NE FDCAN_IE_RF0NE_Msk /*!<Rx FIFO 0 New Message Enable */
4474 #define FDCAN_IE_RF0FE_Pos (1U)
4475 #define FDCAN_IE_RF0FE_Msk (0x1UL << FDCAN_IE_RF0FE_Pos) /*!< 0x00000002 */
4476 #define FDCAN_IE_RF0FE FDCAN_IE_RF0FE_Msk /*!<Rx FIFO 0 Full Enable */
4477 #define FDCAN_IE_RF0LE_Pos (2U)
4478 #define FDCAN_IE_RF0LE_Msk (0x1UL << FDCAN_IE_RF0LE_Pos) /*!< 0x00000004 */
4479 #define FDCAN_IE_RF0LE FDCAN_IE_RF0LE_Msk /*!<Rx FIFO 0 Message Lost Enable */
4480 #define FDCAN_IE_RF1NE_Pos (3U)
4481 #define FDCAN_IE_RF1NE_Msk (0x1UL << FDCAN_IE_RF1NE_Pos) /*!< 0x00000008 */
4482 #define FDCAN_IE_RF1NE FDCAN_IE_RF1NE_Msk /*!<Rx FIFO 1 New Message Enable */
4483 #define FDCAN_IE_RF1FE_Pos (4U)
4484 #define FDCAN_IE_RF1FE_Msk (0x1UL << FDCAN_IE_RF1FE_Pos) /*!< 0x00000010 */
4485 #define FDCAN_IE_RF1FE FDCAN_IE_RF1FE_Msk /*!<Rx FIFO 1 Full Enable */
4486 #define FDCAN_IE_RF1LE_Pos (5U)
4487 #define FDCAN_IE_RF1LE_Msk (0x1UL << FDCAN_IE_RF1LE_Pos) /*!< 0x00000020 */
4488 #define FDCAN_IE_RF1LE FDCAN_IE_RF1LE_Msk /*!<Rx FIFO 1 Message Lost Enable */
4489 #define FDCAN_IE_HPME_Pos (6U)
4490 #define FDCAN_IE_HPME_Msk (0x1UL << FDCAN_IE_HPME_Pos) /*!< 0x00000040 */
4491 #define FDCAN_IE_HPME FDCAN_IE_HPME_Msk /*!<High Priority Message Enable */
4492 #define FDCAN_IE_TCE_Pos (7U)
4493 #define FDCAN_IE_TCE_Msk (0x1UL << FDCAN_IE_TCE_Pos) /*!< 0x00000080 */
4494 #define FDCAN_IE_TCE FDCAN_IE_TCE_Msk /*!<Transmission Completed Enable */
4495 #define FDCAN_IE_TCFE_Pos (8U)
4496 #define FDCAN_IE_TCFE_Msk (0x1UL << FDCAN_IE_TCFE_Pos) /*!< 0x00000100 */
4497 #define FDCAN_IE_TCFE FDCAN_IE_TCFE_Msk /*!<Transmission Cancellation Finished Enable*/
4498 #define FDCAN_IE_TFEE_Pos (9U)
4499 #define FDCAN_IE_TFEE_Msk (0x1UL << FDCAN_IE_TFEE_Pos) /*!< 0x00000200 */
4500 #define FDCAN_IE_TFEE FDCAN_IE_TFEE_Msk /*!<Tx FIFO Empty Enable */
4501 #define FDCAN_IE_TEFNE_Pos (10U)
4502 #define FDCAN_IE_TEFNE_Msk (0x1UL << FDCAN_IE_TEFNE_Pos) /*!< 0x00000400 */
4503 #define FDCAN_IE_TEFNE FDCAN_IE_TEFNE_Msk /*!<Tx Event FIFO New Entry Enable */
4504 #define FDCAN_IE_TEFFE_Pos (11U)
4505 #define FDCAN_IE_TEFFE_Msk (0x1UL << FDCAN_IE_TEFFE_Pos) /*!< 0x00000800 */
4506 #define FDCAN_IE_TEFFE FDCAN_IE_TEFFE_Msk /*!<Tx Event FIFO Full Enable */
4507 #define FDCAN_IE_TEFLE_Pos (12U)
4508 #define FDCAN_IE_TEFLE_Msk (0x1UL << FDCAN_IE_TEFLE_Pos) /*!< 0x00001000 */
4509 #define FDCAN_IE_TEFLE FDCAN_IE_TEFLE_Msk /*!<Tx Event FIFO Element Lost Enable */
4510 #define FDCAN_IE_TSWE_Pos (13U)
4511 #define FDCAN_IE_TSWE_Msk (0x1UL << FDCAN_IE_TSWE_Pos) /*!< 0x00002000 */
4512 #define FDCAN_IE_TSWE FDCAN_IE_TSWE_Msk /*!<Timestamp Wraparound Enable */
4513 #define FDCAN_IE_MRAFE_Pos (14U)
4514 #define FDCAN_IE_MRAFE_Msk (0x1UL << FDCAN_IE_MRAFE_Pos) /*!< 0x00004000 */
4515 #define FDCAN_IE_MRAFE FDCAN_IE_MRAFE_Msk /*!<Message RAM Access Failure Enable */
4516 #define FDCAN_IE_TOOE_Pos (15U)
4517 #define FDCAN_IE_TOOE_Msk (0x1UL << FDCAN_IE_TOOE_Pos) /*!< 0x00008000 */
4518 #define FDCAN_IE_TOOE FDCAN_IE_TOOE_Msk /*!<Timeout Occurred Enable */
4519 #define FDCAN_IE_ELOE_Pos (16U)
4520 #define FDCAN_IE_ELOE_Msk (0x1UL << FDCAN_IE_ELOE_Pos) /*!< 0x00010000 */
4521 #define FDCAN_IE_ELOE FDCAN_IE_ELOE_Msk /*!<Error Logging Overflow Enable */
4522 #define FDCAN_IE_EPE_Pos (17U)
4523 #define FDCAN_IE_EPE_Msk (0x1UL << FDCAN_IE_EPE_Pos) /*!< 0x00020000 */
4524 #define FDCAN_IE_EPE FDCAN_IE_EPE_Msk /*!<Error Passive Enable */
4525 #define FDCAN_IE_EWE_Pos (18U)
4526 #define FDCAN_IE_EWE_Msk (0x1UL << FDCAN_IE_EWE_Pos) /*!< 0x00040000 */
4527 #define FDCAN_IE_EWE FDCAN_IE_EWE_Msk /*!<Warning Status Enable */
4528 #define FDCAN_IE_BOE_Pos (19U)
4529 #define FDCAN_IE_BOE_Msk (0x1UL << FDCAN_IE_BOE_Pos) /*!< 0x00080000 */
4530 #define FDCAN_IE_BOE FDCAN_IE_BOE_Msk /*!<Bus_Off Status Enable */
4531 #define FDCAN_IE_WDIE_Pos (20U)
4532 #define FDCAN_IE_WDIE_Msk (0x1UL << FDCAN_IE_WDIE_Pos) /*!< 0x00100000 */
4533 #define FDCAN_IE_WDIE FDCAN_IE_WDIE_Msk /*!<Watchdog Interrupt Enable */
4534 #define FDCAN_IE_PEAE_Pos (21U)
4535 #define FDCAN_IE_PEAE_Msk (0x1UL << FDCAN_IE_PEAE_Pos) /*!< 0x00200000 */
4536 #define FDCAN_IE_PEAE FDCAN_IE_PEAE_Msk /*!<Protocol Error in Arbitration Phase Enable*/
4537 #define FDCAN_IE_PEDE_Pos (22U)
4538 #define FDCAN_IE_PEDE_Msk (0x1UL << FDCAN_IE_PEDE_Pos) /*!< 0x00400000 */
4539 #define FDCAN_IE_PEDE FDCAN_IE_PEDE_Msk /*!<Protocol Error in Data Phase Enable */
4540 #define FDCAN_IE_ARAE_Pos (23U)
4541 #define FDCAN_IE_ARAE_Msk (0x1UL << FDCAN_IE_ARAE_Pos) /*!< 0x00800000 */
4542 #define FDCAN_IE_ARAE FDCAN_IE_ARAE_Msk /*!<Access to Reserved Address Enable */
4543
4544 /***************** Bit definition for FDCAN_ILS register **********************/
4545 #define FDCAN_ILS_RXFIFO0_Pos (0U)
4546 #define FDCAN_ILS_RXFIFO0_Msk (0x1UL << FDCAN_ILS_RXFIFO0_Pos) /*!< 0x00000001 */
4547 #define FDCAN_ILS_RXFIFO0 FDCAN_ILS_RXFIFO0_Msk /*!<Rx FIFO 0 Message Lost
4548 Rx FIFO 0 is Full
4549 Rx FIFO 0 Has New Message */
4550 #define FDCAN_ILS_RXFIFO1_Pos (1U)
4551 #define FDCAN_ILS_RXFIFO1_Msk (0x1UL << FDCAN_ILS_RXFIFO1_Pos) /*!< 0x00000002 */
4552 #define FDCAN_ILS_RXFIFO1 FDCAN_ILS_RXFIFO1_Msk /*!<Rx FIFO 1 Message Lost
4553 Rx FIFO 1 is Full
4554 Rx FIFO 1 Has New Message */
4555 #define FDCAN_ILS_SMSG_Pos (2U)
4556 #define FDCAN_ILS_SMSG_Msk (0x1UL << FDCAN_ILS_SMSG_Pos) /*!< 0x00000004 */
4557 #define FDCAN_ILS_SMSG FDCAN_ILS_SMSG_Msk /*!<Transmission Cancellation Finished
4558 Transmission Completed
4559 High Priority Message */
4560 #define FDCAN_ILS_TFERR_Pos (3U)
4561 #define FDCAN_ILS_TFERR_Msk (0x1UL << FDCAN_ILS_TFERR_Pos) /*!< 0x00000008 */
4562 #define FDCAN_ILS_TFERR FDCAN_ILS_TFERR_Msk /*!<Tx Event FIFO Element Lost
4563 Tx Event FIFO Full
4564 Tx Event FIFO New Entry
4565 Tx FIFO Empty Interrupt Line */
4566 #define FDCAN_ILS_MISC_Pos (4U)
4567 #define FDCAN_ILS_MISC_Msk (0x1UL << FDCAN_ILS_MISC_Pos) /*!< 0x00000010 */
4568 #define FDCAN_ILS_MISC FDCAN_ILS_MISC_Msk /*!<Timeout Occurred
4569 Message RAM Access Failure
4570 Timestamp Wraparound */
4571 #define FDCAN_ILS_BERR_Pos (5U)
4572 #define FDCAN_ILS_BERR_Msk (0x1UL << FDCAN_ILS_BERR_Pos) /*!< 0x00000020 */
4573 #define FDCAN_ILS_BERR FDCAN_ILS_BERR_Msk /*!<Error Passive
4574 Error Logging Overflow */
4575 #define FDCAN_ILS_PERR_Pos (6U)
4576 #define FDCAN_ILS_PERR_Msk (0x1UL << FDCAN_ILS_PERR_Pos) /*!< 0x00000040 */
4577 #define FDCAN_ILS_PERR FDCAN_ILS_PERR_Msk /*!<Access to Reserved Address Line
4578 Protocol Error in Data Phase Line
4579 Protocol Error in Arbitration Phase Line
4580 Watchdog Interrupt Line
4581 Bus_Off Status
4582 Warning Status */
4583
4584 /***************** Bit definition for FDCAN_ILE register **********************/
4585 #define FDCAN_ILE_EINT0_Pos (0U)
4586 #define FDCAN_ILE_EINT0_Msk (0x1UL << FDCAN_ILE_EINT0_Pos) /*!< 0x00000001 */
4587 #define FDCAN_ILE_EINT0 FDCAN_ILE_EINT0_Msk /*!<Enable Interrupt Line 0 */
4588 #define FDCAN_ILE_EINT1_Pos (1U)
4589 #define FDCAN_ILE_EINT1_Msk (0x1UL << FDCAN_ILE_EINT1_Pos) /*!< 0x00000002 */
4590 #define FDCAN_ILE_EINT1 FDCAN_ILE_EINT1_Msk /*!<Enable Interrupt Line 1 */
4591
4592 /***************** Bit definition for FDCAN_RXGFC register ********************/
4593 #define FDCAN_RXGFC_RRFE_Pos (0U)
4594 #define FDCAN_RXGFC_RRFE_Msk (0x1UL << FDCAN_RXGFC_RRFE_Pos) /*!< 0x00000001 */
4595 #define FDCAN_RXGFC_RRFE FDCAN_RXGFC_RRFE_Msk /*!<Reject Remote Frames Extended */
4596 #define FDCAN_RXGFC_RRFS_Pos (1U)
4597 #define FDCAN_RXGFC_RRFS_Msk (0x1UL << FDCAN_RXGFC_RRFS_Pos) /*!< 0x00000002 */
4598 #define FDCAN_RXGFC_RRFS FDCAN_RXGFC_RRFS_Msk /*!<Reject Remote Frames Standard */
4599 #define FDCAN_RXGFC_ANFE_Pos (2U)
4600 #define FDCAN_RXGFC_ANFE_Msk (0x3UL << FDCAN_RXGFC_ANFE_Pos) /*!< 0x0000000C */
4601 #define FDCAN_RXGFC_ANFE FDCAN_RXGFC_ANFE_Msk /*!<Accept Non-matching Frames Extended */
4602 #define FDCAN_RXGFC_ANFS_Pos (4U)
4603 #define FDCAN_RXGFC_ANFS_Msk (0x3UL << FDCAN_RXGFC_ANFS_Pos) /*!< 0x00000030 */
4604 #define FDCAN_RXGFC_ANFS FDCAN_RXGFC_ANFS_Msk /*!<Accept Non-matching Frames Standard */
4605 #define FDCAN_RXGFC_F1OM_Pos (8U)
4606 #define FDCAN_RXGFC_F1OM_Msk (0x1UL << FDCAN_RXGFC_F1OM_Pos) /*!< 0x00000100 */
4607 #define FDCAN_RXGFC_F1OM FDCAN_RXGFC_F1OM_Msk /*!<FIFO 1 operation mode */
4608 #define FDCAN_RXGFC_F0OM_Pos (9U)
4609 #define FDCAN_RXGFC_F0OM_Msk (0x1UL << FDCAN_RXGFC_F0OM_Pos) /*!< 0x00000200 */
4610 #define FDCAN_RXGFC_F0OM FDCAN_RXGFC_F0OM_Msk /*!<FIFO 0 operation mode */
4611 #define FDCAN_RXGFC_LSS_Pos (16U)
4612 #define FDCAN_RXGFC_LSS_Msk (0x1FUL << FDCAN_RXGFC_LSS_Pos) /*!< 0x001F0000 */
4613 #define FDCAN_RXGFC_LSS FDCAN_RXGFC_LSS_Msk /*!<List Size Standard */
4614 #define FDCAN_RXGFC_LSE_Pos (24U)
4615 #define FDCAN_RXGFC_LSE_Msk (0xFUL << FDCAN_RXGFC_LSE_Pos) /*!< 0x0F000000 */
4616 #define FDCAN_RXGFC_LSE FDCAN_RXGFC_LSE_Msk /*!<List Size Extended */
4617
4618 /***************** Bit definition for FDCAN_XIDAM register ********************/
4619 #define FDCAN_XIDAM_EIDM_Pos (0U)
4620 #define FDCAN_XIDAM_EIDM_Msk (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos) /*!< 0x1FFFFFFF */
4621 #define FDCAN_XIDAM_EIDM FDCAN_XIDAM_EIDM_Msk /*!<Extended ID Mask */
4622
4623 /***************** Bit definition for FDCAN_HPMS register *********************/
4624 #define FDCAN_HPMS_BIDX_Pos (0U)
4625 #define FDCAN_HPMS_BIDX_Msk (0x7UL << FDCAN_HPMS_BIDX_Pos) /*!< 0x00000007 */
4626 #define FDCAN_HPMS_BIDX FDCAN_HPMS_BIDX_Msk /*!<Buffer Index */
4627 #define FDCAN_HPMS_MSI_Pos (6U)
4628 #define FDCAN_HPMS_MSI_Msk (0x3UL << FDCAN_HPMS_MSI_Pos) /*!< 0x000000C0 */
4629 #define FDCAN_HPMS_MSI FDCAN_HPMS_MSI_Msk /*!<Message Storage Indicator */
4630 #define FDCAN_HPMS_FIDX_Pos (8U)
4631 #define FDCAN_HPMS_FIDX_Msk (0x1FUL << FDCAN_HPMS_FIDX_Pos) /*!< 0x00001F00 */
4632 #define FDCAN_HPMS_FIDX FDCAN_HPMS_FIDX_Msk /*!<Filter Index */
4633 #define FDCAN_HPMS_FLST_Pos (15U)
4634 #define FDCAN_HPMS_FLST_Msk (0x1UL << FDCAN_HPMS_FLST_Pos) /*!< 0x00008000 */
4635 #define FDCAN_HPMS_FLST FDCAN_HPMS_FLST_Msk /*!<Filter List */
4636
4637 /***************** Bit definition for FDCAN_RXF0S register ********************/
4638 #define FDCAN_RXF0S_F0FL_Pos (0U)
4639 #define FDCAN_RXF0S_F0FL_Msk (0xFUL << FDCAN_RXF0S_F0FL_Pos) /*!< 0x0000000F */
4640 #define FDCAN_RXF0S_F0FL FDCAN_RXF0S_F0FL_Msk /*!<Rx FIFO 0 Fill Level */
4641 #define FDCAN_RXF0S_F0GI_Pos (8U)
4642 #define FDCAN_RXF0S_F0GI_Msk (0x3UL << FDCAN_RXF0S_F0GI_Pos) /*!< 0x00000300 */
4643 #define FDCAN_RXF0S_F0GI FDCAN_RXF0S_F0GI_Msk /*!<Rx FIFO 0 Get Index */
4644 #define FDCAN_RXF0S_F0PI_Pos (16U)
4645 #define FDCAN_RXF0S_F0PI_Msk (0x3UL << FDCAN_RXF0S_F0PI_Pos) /*!< 0x00030000 */
4646 #define FDCAN_RXF0S_F0PI FDCAN_RXF0S_F0PI_Msk /*!<Rx FIFO 0 Put Index */
4647 #define FDCAN_RXF0S_F0F_Pos (24U)
4648 #define FDCAN_RXF0S_F0F_Msk (0x1UL << FDCAN_RXF0S_F0F_Pos) /*!< 0x01000000 */
4649 #define FDCAN_RXF0S_F0F FDCAN_RXF0S_F0F_Msk /*!<Rx FIFO 0 Full */
4650 #define FDCAN_RXF0S_RF0L_Pos (25U)
4651 #define FDCAN_RXF0S_RF0L_Msk (0x1UL << FDCAN_RXF0S_RF0L_Pos) /*!< 0x02000000 */
4652 #define FDCAN_RXF0S_RF0L FDCAN_RXF0S_RF0L_Msk /*!<Rx FIFO 0 Message Lost */
4653
4654 /***************** Bit definition for FDCAN_RXF0A register ********************/
4655 #define FDCAN_RXF0A_F0AI_Pos (0U)
4656 #define FDCAN_RXF0A_F0AI_Msk (0x7UL << FDCAN_RXF0A_F0AI_Pos) /*!< 0x00000007 */
4657 #define FDCAN_RXF0A_F0AI FDCAN_RXF0A_F0AI_Msk /*!<Rx FIFO 0 Acknowledge Index */
4658
4659 /***************** Bit definition for FDCAN_RXF1S register ********************/
4660 #define FDCAN_RXF1S_F1FL_Pos (0U)
4661 #define FDCAN_RXF1S_F1FL_Msk (0xFUL << FDCAN_RXF1S_F1FL_Pos) /*!< 0x0000000F */
4662 #define FDCAN_RXF1S_F1FL FDCAN_RXF1S_F1FL_Msk /*!<Rx FIFO 1 Fill Level */
4663 #define FDCAN_RXF1S_F1GI_Pos (8U)
4664 #define FDCAN_RXF1S_F1GI_Msk (0x3UL << FDCAN_RXF1S_F1GI_Pos) /*!< 0x00000300 */
4665 #define FDCAN_RXF1S_F1GI FDCAN_RXF1S_F1GI_Msk /*!<Rx FIFO 1 Get Index */
4666 #define FDCAN_RXF1S_F1PI_Pos (16U)
4667 #define FDCAN_RXF1S_F1PI_Msk (0x3UL << FDCAN_RXF1S_F1PI_Pos) /*!< 0x00030000 */
4668 #define FDCAN_RXF1S_F1PI FDCAN_RXF1S_F1PI_Msk /*!<Rx FIFO 1 Put Index */
4669 #define FDCAN_RXF1S_F1F_Pos (24U)
4670 #define FDCAN_RXF1S_F1F_Msk (0x1UL << FDCAN_RXF1S_F1F_Pos) /*!< 0x01000000 */
4671 #define FDCAN_RXF1S_F1F FDCAN_RXF1S_F1F_Msk /*!<Rx FIFO 1 Full */
4672 #define FDCAN_RXF1S_RF1L_Pos (25U)
4673 #define FDCAN_RXF1S_RF1L_Msk (0x1UL << FDCAN_RXF1S_RF1L_Pos) /*!< 0x02000000 */
4674 #define FDCAN_RXF1S_RF1L FDCAN_RXF1S_RF1L_Msk /*!<Rx FIFO 1 Message Lost */
4675
4676 /***************** Bit definition for FDCAN_RXF1A register ********************/
4677 #define FDCAN_RXF1A_F1AI_Pos (0U)
4678 #define FDCAN_RXF1A_F1AI_Msk (0x7UL << FDCAN_RXF1A_F1AI_Pos) /*!< 0x00000007 */
4679 #define FDCAN_RXF1A_F1AI FDCAN_RXF1A_F1AI_Msk /*!<Rx FIFO 1 Acknowledge Index */
4680
4681 /***************** Bit definition for FDCAN_TXBC register *********************/
4682 #define FDCAN_TXBC_TFQM_Pos (24U)
4683 #define FDCAN_TXBC_TFQM_Msk (0x1UL << FDCAN_TXBC_TFQM_Pos) /*!< 0x01000000 */
4684 #define FDCAN_TXBC_TFQM FDCAN_TXBC_TFQM_Msk /*!<Tx FIFO/Queue Mode */
4685
4686 /***************** Bit definition for FDCAN_TXFQS register *********************/
4687 #define FDCAN_TXFQS_TFFL_Pos (0U)
4688 #define FDCAN_TXFQS_TFFL_Msk (0x7UL << FDCAN_TXFQS_TFFL_Pos) /*!< 0x00000007 */
4689 #define FDCAN_TXFQS_TFFL FDCAN_TXFQS_TFFL_Msk /*!<Tx FIFO Free Level */
4690 #define FDCAN_TXFQS_TFGI_Pos (8U)
4691 #define FDCAN_TXFQS_TFGI_Msk (0x3UL << FDCAN_TXFQS_TFGI_Pos) /*!< 0x00000300 */
4692 #define FDCAN_TXFQS_TFGI FDCAN_TXFQS_TFGI_Msk /*!<Tx FIFO Get Index */
4693 #define FDCAN_TXFQS_TFQPI_Pos (16U)
4694 #define FDCAN_TXFQS_TFQPI_Msk (0x3UL << FDCAN_TXFQS_TFQPI_Pos) /*!< 0x00030000 */
4695 #define FDCAN_TXFQS_TFQPI FDCAN_TXFQS_TFQPI_Msk /*!<Tx FIFO/Queue Put Index */
4696 #define FDCAN_TXFQS_TFQF_Pos (21U)
4697 #define FDCAN_TXFQS_TFQF_Msk (0x1UL << FDCAN_TXFQS_TFQF_Pos) /*!< 0x00200000 */
4698 #define FDCAN_TXFQS_TFQF FDCAN_TXFQS_TFQF_Msk /*!<Tx FIFO/Queue Full */
4699
4700 /***************** Bit definition for FDCAN_TXBRP register *********************/
4701 #define FDCAN_TXBRP_TRP_Pos (0U)
4702 #define FDCAN_TXBRP_TRP_Msk (0x7UL << FDCAN_TXBRP_TRP_Pos) /*!< 0x00000007 */
4703 #define FDCAN_TXBRP_TRP FDCAN_TXBRP_TRP_Msk /*!<Transmission Request Pending */
4704
4705 /***************** Bit definition for FDCAN_TXBAR register *********************/
4706 #define FDCAN_TXBAR_AR_Pos (0U)
4707 #define FDCAN_TXBAR_AR_Msk (0x7UL << FDCAN_TXBAR_AR_Pos) /*!< 0x00000007 */
4708 #define FDCAN_TXBAR_AR FDCAN_TXBAR_AR_Msk /*!<Add Request */
4709
4710 /***************** Bit definition for FDCAN_TXBCR register *********************/
4711 #define FDCAN_TXBCR_CR_Pos (0U)
4712 #define FDCAN_TXBCR_CR_Msk (0x7UL << FDCAN_TXBCR_CR_Pos) /*!< 0x00000007 */
4713 #define FDCAN_TXBCR_CR FDCAN_TXBCR_CR_Msk /*!<Cancellation Request */
4714
4715 /***************** Bit definition for FDCAN_TXBTO register *********************/
4716 #define FDCAN_TXBTO_TO_Pos (0U)
4717 #define FDCAN_TXBTO_TO_Msk (0x7UL << FDCAN_TXBTO_TO_Pos) /*!< 0x00000007 */
4718 #define FDCAN_TXBTO_TO FDCAN_TXBTO_TO_Msk /*!<Transmission Occurred */
4719
4720 /***************** Bit definition for FDCAN_TXBCF register *********************/
4721 #define FDCAN_TXBCF_CF_Pos (0U)
4722 #define FDCAN_TXBCF_CF_Msk (0x7UL << FDCAN_TXBCF_CF_Pos) /*!< 0x00000007 */
4723 #define FDCAN_TXBCF_CF FDCAN_TXBCF_CF_Msk /*!<Cancellation Finished */
4724
4725 /***************** Bit definition for FDCAN_TXBTIE register ********************/
4726 #define FDCAN_TXBTIE_TIE_Pos (0U)
4727 #define FDCAN_TXBTIE_TIE_Msk (0x7UL << FDCAN_TXBTIE_TIE_Pos) /*!< 0x00000007 */
4728 #define FDCAN_TXBTIE_TIE FDCAN_TXBTIE_TIE_Msk /*!<Transmission Interrupt Enable */
4729
4730 /***************** Bit definition for FDCAN_ TXBCIE register *******************/
4731 #define FDCAN_TXBCIE_CFIE_Pos (0U)
4732 #define FDCAN_TXBCIE_CFIE_Msk (0x7UL << FDCAN_TXBCIE_CFIE_Pos) /*!< 0x00000007 */
4733 #define FDCAN_TXBCIE_CFIE FDCAN_TXBCIE_CFIE_Msk /*!<Cancellation Finished Interrupt Enable */
4734
4735 /***************** Bit definition for FDCAN_TXEFS register *********************/
4736 #define FDCAN_TXEFS_EFFL_Pos (0U)
4737 #define FDCAN_TXEFS_EFFL_Msk (0x7UL << FDCAN_TXEFS_EFFL_Pos) /*!< 0x00000007 */
4738 #define FDCAN_TXEFS_EFFL FDCAN_TXEFS_EFFL_Msk /*!<Event FIFO Fill Level */
4739 #define FDCAN_TXEFS_EFGI_Pos (8U)
4740 #define FDCAN_TXEFS_EFGI_Msk (0x3UL << FDCAN_TXEFS_EFGI_Pos) /*!< 0x00000300 */
4741 #define FDCAN_TXEFS_EFGI FDCAN_TXEFS_EFGI_Msk /*!<Event FIFO Get Index */
4742 #define FDCAN_TXEFS_EFPI_Pos (16U)
4743 #define FDCAN_TXEFS_EFPI_Msk (0x3UL << FDCAN_TXEFS_EFPI_Pos) /*!< 0x00030000 */
4744 #define FDCAN_TXEFS_EFPI FDCAN_TXEFS_EFPI_Msk /*!<Event FIFO Put Index */
4745 #define FDCAN_TXEFS_EFF_Pos (24U)
4746 #define FDCAN_TXEFS_EFF_Msk (0x1UL << FDCAN_TXEFS_EFF_Pos) /*!< 0x01000000 */
4747 #define FDCAN_TXEFS_EFF FDCAN_TXEFS_EFF_Msk /*!<Event FIFO Full */
4748 #define FDCAN_TXEFS_TEFL_Pos (25U)
4749 #define FDCAN_TXEFS_TEFL_Msk (0x1UL << FDCAN_TXEFS_TEFL_Pos) /*!< 0x02000000 */
4750 #define FDCAN_TXEFS_TEFL FDCAN_TXEFS_TEFL_Msk /*!<Tx Event FIFO Element Lost */
4751
4752 /***************** Bit definition for FDCAN_TXEFA register *********************/
4753 #define FDCAN_TXEFA_EFAI_Pos (0U)
4754 #define FDCAN_TXEFA_EFAI_Msk (0x3UL << FDCAN_TXEFA_EFAI_Pos) /*!< 0x00000003 */
4755 #define FDCAN_TXEFA_EFAI FDCAN_TXEFA_EFAI_Msk /*!<Event FIFO Acknowledge Index */
4756
4757
4758 /*!<FDCAN config registers */
4759 /***************** Bit definition for FDCAN_CKDIV register *********************/
4760 #define FDCAN_CKDIV_PDIV_Pos (0U)
4761 #define FDCAN_CKDIV_PDIV_Msk (0xFUL << FDCAN_CKDIV_PDIV_Pos) /*!< 0x0000000F */
4762 #define FDCAN_CKDIV_PDIV FDCAN_CKDIV_PDIV_Msk /*!<Input Clock Divider */
4763
4764 /******************************************************************************/
4765 /* */
4766 /* FLASH */
4767 /* */
4768 /******************************************************************************/
4769 /******************* Bits definition for FLASH_ACR register *****************/
4770 #define FLASH_ACR_LATENCY_Pos (0U)
4771 #define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */
4772 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
4773 #define FLASH_ACR_LATENCY_0WS (0x00000000U)
4774 #define FLASH_ACR_LATENCY_1WS (0x00000001U)
4775 #define FLASH_ACR_LATENCY_2WS (0x00000002U)
4776 #define FLASH_ACR_LATENCY_3WS (0x00000003U)
4777 #define FLASH_ACR_LATENCY_4WS (0x00000004U)
4778 #define FLASH_ACR_LATENCY_5WS (0x00000005U)
4779 #define FLASH_ACR_LATENCY_6WS (0x00000006U)
4780 #define FLASH_ACR_LATENCY_7WS (0x00000007U)
4781 #define FLASH_ACR_LATENCY_8WS (0x00000008U)
4782 #define FLASH_ACR_LATENCY_9WS (0x00000009U)
4783 #define FLASH_ACR_LATENCY_10WS (0x0000000AU)
4784 #define FLASH_ACR_LATENCY_11WS (0x0000000BU)
4785 #define FLASH_ACR_LATENCY_12WS (0x0000000CU)
4786 #define FLASH_ACR_LATENCY_13WS (0x0000000DU)
4787 #define FLASH_ACR_LATENCY_14WS (0x0000000EU)
4788 #define FLASH_ACR_LATENCY_15WS (0x0000000FU)
4789 #define FLASH_ACR_PRFTEN_Pos (8U)
4790 #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
4791 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
4792 #define FLASH_ACR_ICEN_Pos (9U)
4793 #define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */
4794 #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
4795 #define FLASH_ACR_DCEN_Pos (10U)
4796 #define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */
4797 #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
4798 #define FLASH_ACR_ICRST_Pos (11U)
4799 #define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */
4800 #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
4801 #define FLASH_ACR_DCRST_Pos (12U)
4802 #define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */
4803 #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
4804 #define FLASH_ACR_RUN_PD_Pos (13U)
4805 #define FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos) /*!< 0x00002000 */
4806 #define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk /*!< Flash power down mode during run */
4807 #define FLASH_ACR_SLEEP_PD_Pos (14U)
4808 #define FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos) /*!< 0x00004000 */
4809 #define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk /*!< Flash power down mode during sleep */
4810 #define FLASH_ACR_DBG_SWEN_Pos (18U)
4811 #define FLASH_ACR_DBG_SWEN_Msk (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
4812 #define FLASH_ACR_DBG_SWEN FLASH_ACR_DBG_SWEN_Msk /*!< Software disable for debugger */
4813
4814 /******************* Bits definition for FLASH_SR register ******************/
4815 #define FLASH_SR_EOP_Pos (0U)
4816 #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */
4817 #define FLASH_SR_EOP FLASH_SR_EOP_Msk
4818 #define FLASH_SR_OPERR_Pos (1U)
4819 #define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */
4820 #define FLASH_SR_OPERR FLASH_SR_OPERR_Msk
4821 #define FLASH_SR_PROGERR_Pos (3U)
4822 #define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */
4823 #define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk
4824 #define FLASH_SR_WRPERR_Pos (4U)
4825 #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */
4826 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
4827 #define FLASH_SR_PGAERR_Pos (5U)
4828 #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */
4829 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
4830 #define FLASH_SR_SIZERR_Pos (6U)
4831 #define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */
4832 #define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk
4833 #define FLASH_SR_PGSERR_Pos (7U)
4834 #define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */
4835 #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
4836 #define FLASH_SR_MISERR_Pos (8U)
4837 #define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */
4838 #define FLASH_SR_MISERR FLASH_SR_MISERR_Msk
4839 #define FLASH_SR_FASTERR_Pos (9U)
4840 #define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */
4841 #define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk
4842 #define FLASH_SR_RDERR_Pos (14U)
4843 #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */
4844 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk
4845 #define FLASH_SR_OPTVERR_Pos (15U)
4846 #define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */
4847 #define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk
4848 #define FLASH_SR_BSY_Pos (16U)
4849 #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */
4850 #define FLASH_SR_BSY FLASH_SR_BSY_Msk
4851
4852 /******************* Bits definition for FLASH_CR register ******************/
4853 #define FLASH_CR_PG_Pos (0U)
4854 #define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */
4855 #define FLASH_CR_PG FLASH_CR_PG_Msk
4856 #define FLASH_CR_PER_Pos (1U)
4857 #define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */
4858 #define FLASH_CR_PER FLASH_CR_PER_Msk
4859 #define FLASH_CR_MER1_Pos (2U)
4860 #define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos) /*!< 0x00000004 */
4861 #define FLASH_CR_MER1 FLASH_CR_MER1_Msk
4862 #define FLASH_CR_PNB_Pos (3U)
4863 #define FLASH_CR_PNB_Msk (0x7FUL << FLASH_CR_PNB_Pos) /*!< 0x000003F8 */
4864 #define FLASH_CR_PNB FLASH_CR_PNB_Msk
4865 #define FLASH_CR_BKER_Pos (11U)
4866 #define FLASH_CR_BKER_Msk (0x1UL << FLASH_CR_BKER_Pos) /*!< 0x00000800 */
4867 #define FLASH_CR_BKER FLASH_CR_BKER_Msk
4868 #define FLASH_CR_MER2_Pos (15U)
4869 #define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos) /*!< 0x00008000 */
4870 #define FLASH_CR_MER2 FLASH_CR_MER2_Msk
4871 #define FLASH_CR_STRT_Pos (16U)
4872 #define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */
4873 #define FLASH_CR_STRT FLASH_CR_STRT_Msk
4874 #define FLASH_CR_OPTSTRT_Pos (17U)
4875 #define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */
4876 #define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk
4877 #define FLASH_CR_FSTPG_Pos (18U)
4878 #define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */
4879 #define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk
4880 #define FLASH_CR_EOPIE_Pos (24U)
4881 #define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */
4882 #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
4883 #define FLASH_CR_ERRIE_Pos (25U)
4884 #define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */
4885 #define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk
4886 #define FLASH_CR_RDERRIE_Pos (26U)
4887 #define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */
4888 #define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk
4889 #define FLASH_CR_OBL_LAUNCH_Pos (27U)
4890 #define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
4891 #define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk
4892 #define FLASH_CR_SEC_PROT1_Pos (28U)
4893 #define FLASH_CR_SEC_PROT1_Msk (0x1UL << FLASH_CR_SEC_PROT1_Pos) /*!< 0x10000000 */
4894 #define FLASH_CR_SEC_PROT1 FLASH_CR_SEC_PROT1_Msk
4895 #define FLASH_CR_SEC_PROT2_Pos (29U)
4896 #define FLASH_CR_SEC_PROT2_Msk (0x1UL << FLASH_CR_SEC_PROT2_Pos) /*!< 0x20000000 */
4897 #define FLASH_CR_SEC_PROT2 FLASH_CR_SEC_PROT2_Msk
4898 #define FLASH_CR_OPTLOCK_Pos (30U)
4899 #define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */
4900 #define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk
4901 #define FLASH_CR_LOCK_Pos (31U)
4902 #define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */
4903 #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
4904
4905 /******************* Bits definition for FLASH_ECCR register ***************/
4906 #define FLASH_ECCR_ADDR_ECC_Pos (0U)
4907 #define FLASH_ECCR_ADDR_ECC_Msk (0x7FFFFUL << FLASH_ECCR_ADDR_ECC_Pos)/*!< 0x0007FFFF */
4908 #define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk
4909 #define FLASH_ECCR_BK_ECC_Pos (21U)
4910 #define FLASH_ECCR_BK_ECC_Msk (0x1UL << FLASH_ECCR_BK_ECC_Pos) /*!< 0x00200000 */
4911 #define FLASH_ECCR_BK_ECC FLASH_ECCR_BK_ECC_Msk
4912 #define FLASH_ECCR_SYSF_ECC_Pos (22U)
4913 #define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00400000 */
4914 #define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk
4915 #define FLASH_ECCR_ECCIE_Pos (24U)
4916 #define FLASH_ECCR_ECCIE_Msk (0x1UL << FLASH_ECCR_ECCIE_Pos) /*!< 0x01000000 */
4917 #define FLASH_ECCR_ECCIE FLASH_ECCR_ECCIE_Msk
4918 #define FLASH_ECCR_ECCC2_Pos (28U)
4919 #define FLASH_ECCR_ECCC2_Msk (0x1UL << FLASH_ECCR_ECCC2_Pos) /*!< 0x10000000 */
4920 #define FLASH_ECCR_ECCC2 FLASH_ECCR_ECCC2_Msk
4921 #define FLASH_ECCR_ECCD2_Pos (29U)
4922 #define FLASH_ECCR_ECCD2_Msk (0x1UL << FLASH_ECCR_ECCD2_Pos) /*!< 0x20000000 */
4923 #define FLASH_ECCR_ECCD2 FLASH_ECCR_ECCD2_Msk
4924 #define FLASH_ECCR_ECCC_Pos (30U)
4925 #define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */
4926 #define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk
4927 #define FLASH_ECCR_ECCD_Pos (31U)
4928 #define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */
4929 #define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk
4930
4931 /******************* Bits definition for FLASH_OPTR register ***************/
4932 #define FLASH_OPTR_RDP_Pos (0U)
4933 #define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */
4934 #define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk
4935 #define FLASH_OPTR_BOR_LEV_Pos (8U)
4936 #define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000700 */
4937 #define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk
4938 #define FLASH_OPTR_BOR_LEV_0 (0x0UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000000 */
4939 #define FLASH_OPTR_BOR_LEV_1 (0x1UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000100 */
4940 #define FLASH_OPTR_BOR_LEV_2 (0x2UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000200 */
4941 #define FLASH_OPTR_BOR_LEV_3 (0x3UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000300 */
4942 #define FLASH_OPTR_BOR_LEV_4 (0x4UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000400 */
4943 #define FLASH_OPTR_nRST_STOP_Pos (12U)
4944 #define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00001000 */
4945 #define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk
4946 #define FLASH_OPTR_nRST_STDBY_Pos (13U)
4947 #define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00002000 */
4948 #define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk
4949 #define FLASH_OPTR_nRST_SHDW_Pos (14U)
4950 #define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00004000 */
4951 #define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk
4952 #define FLASH_OPTR_IWDG_SW_Pos (16U)
4953 #define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */
4954 #define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk
4955 #define FLASH_OPTR_IWDG_STOP_Pos (17U)
4956 #define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */
4957 #define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk
4958 #define FLASH_OPTR_IWDG_STDBY_Pos (18U)
4959 #define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */
4960 #define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk
4961 #define FLASH_OPTR_WWDG_SW_Pos (19U)
4962 #define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */
4963 #define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk
4964 #define FLASH_OPTR_BFB2_Pos (20U)
4965 #define FLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos) /*!< 0x00100000 */
4966 #define FLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk
4967 #define FLASH_OPTR_DBANK_Pos (22U)
4968 #define FLASH_OPTR_DBANK_Msk (0x1UL << FLASH_OPTR_DBANK_Pos) /*!< 0x00400000 */
4969 #define FLASH_OPTR_DBANK FLASH_OPTR_DBANK_Msk
4970 #define FLASH_OPTR_nBOOT1_Pos (23U)
4971 #define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x00800000 */
4972 #define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk
4973 #define FLASH_OPTR_SRAM_PE_Pos (24U)
4974 #define FLASH_OPTR_SRAM_PE_Msk (0x1UL << FLASH_OPTR_SRAM_PE_Pos) /*!< 0x01000000 */
4975 #define FLASH_OPTR_SRAM_PE FLASH_OPTR_SRAM_PE_Msk
4976 #define FLASH_OPTR_CCMSRAM_RST_Pos (25U)
4977 #define FLASH_OPTR_CCMSRAM_RST_Msk (0x1UL << FLASH_OPTR_CCMSRAM_RST_Pos)/*!< 0x02000000 */
4978 #define FLASH_OPTR_CCMSRAM_RST FLASH_OPTR_CCMSRAM_RST_Msk
4979 #define FLASH_OPTR_nSWBOOT0_Pos (26U)
4980 #define FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos) /*!< 0x04000000 */
4981 #define FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk
4982 #define FLASH_OPTR_nBOOT0_Pos (27U)
4983 #define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x08000000 */
4984 #define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk
4985 #define FLASH_OPTR_NRST_MODE_Pos (28U)
4986 #define FLASH_OPTR_NRST_MODE_Msk (0x3UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x30000000 */
4987 #define FLASH_OPTR_NRST_MODE FLASH_OPTR_NRST_MODE_Msk
4988 #define FLASH_OPTR_NRST_MODE_0 (0x1UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x10000000 */
4989 #define FLASH_OPTR_NRST_MODE_1 (0x2UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x20000000 */
4990 #define FLASH_OPTR_IRHEN_Pos (30U)
4991 #define FLASH_OPTR_IRHEN_Msk (0x1UL << FLASH_OPTR_IRHEN_Pos) /*!< 0x40000000 */
4992 #define FLASH_OPTR_IRHEN FLASH_OPTR_IRHEN_Msk
4993
4994 /****************** Bits definition for FLASH_PCROP1SR register **********/
4995 #define FLASH_PCROP1SR_PCROP1_STRT_Pos (0U)
4996 #define FLASH_PCROP1SR_PCROP1_STRT_Msk (0x7FFFUL << FLASH_PCROP1SR_PCROP1_STRT_Pos)/*!< 0x00007FFF */
4997 #define FLASH_PCROP1SR_PCROP1_STRT FLASH_PCROP1SR_PCROP1_STRT_Msk
4998
4999 /****************** Bits definition for FLASH_PCROP1ER register ***********/
5000 #define FLASH_PCROP1ER_PCROP1_END_Pos (0U)
5001 #define FLASH_PCROP1ER_PCROP1_END_Msk (0x7FFFUL << FLASH_PCROP1ER_PCROP1_END_Pos)/*!< 0x00007FFF */
5002 #define FLASH_PCROP1ER_PCROP1_END FLASH_PCROP1ER_PCROP1_END_Msk
5003 #define FLASH_PCROP1ER_PCROP_RDP_Pos (31U)
5004 #define FLASH_PCROP1ER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1ER_PCROP_RDP_Pos)/*!< 0x80000000 */
5005 #define FLASH_PCROP1ER_PCROP_RDP FLASH_PCROP1ER_PCROP_RDP_Msk
5006
5007 /****************** Bits definition for FLASH_WRP1AR register ***************/
5008 #define FLASH_WRP1AR_WRP1A_STRT_Pos (0U)
5009 #define FLASH_WRP1AR_WRP1A_STRT_Msk (0x7FUL << FLASH_WRP1AR_WRP1A_STRT_Pos)/*!< 0x0000007F */
5010 #define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk
5011 #define FLASH_WRP1AR_WRP1A_END_Pos (16U)
5012 #define FLASH_WRP1AR_WRP1A_END_Msk (0x7FUL << FLASH_WRP1AR_WRP1A_END_Pos)/*!< 0x007F0000 */
5013 #define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk
5014
5015 /****************** Bits definition for FLASH_WRPB1R register ***************/
5016 #define FLASH_WRP1BR_WRP1B_STRT_Pos (0U)
5017 #define FLASH_WRP1BR_WRP1B_STRT_Msk (0x7FUL << FLASH_WRP1BR_WRP1B_STRT_Pos)/*!< 0x0000007F */
5018 #define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk
5019 #define FLASH_WRP1BR_WRP1B_END_Pos (16U)
5020 #define FLASH_WRP1BR_WRP1B_END_Msk (0x7FUL << FLASH_WRP1BR_WRP1B_END_Pos)/*!< 0x007F0000 */
5021 #define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk
5022
5023 /****************** Bits definition for FLASH_PCROP2SR register **********/
5024 #define FLASH_PCROP2SR_PCROP2_STRT_Pos (0U)
5025 #define FLASH_PCROP2SR_PCROP2_STRT_Msk (0x07FFFUL << FLASH_PCROP2SR_PCROP2_STRT_Pos)/*!< 0x00007FFF */
5026 #define FLASH_PCROP2SR_PCROP2_STRT FLASH_PCROP2SR_PCROP2_STRT_Msk
5027
5028 /****************** Bits definition for FLASH_PCROP2ER register ***********/
5029 #define FLASH_PCROP2ER_PCROP2_END_Pos (0U)
5030 #define FLASH_PCROP2ER_PCROP2_END_Msk (0x07FFFUL << FLASH_PCROP2ER_PCROP2_END_Pos)/*!< 0x00007FFF */
5031 #define FLASH_PCROP2ER_PCROP2_END FLASH_PCROP2ER_PCROP2_END_Msk
5032
5033 /****************** Bits definition for FLASH_WRP2AR register ***************/
5034 #define FLASH_WRP2AR_WRP2A_STRT_Pos (0U)
5035 #define FLASH_WRP2AR_WRP2A_STRT_Msk (0x7FUL << FLASH_WRP2AR_WRP2A_STRT_Pos)/*!< 0x000000FF */
5036 #define FLASH_WRP2AR_WRP2A_STRT FLASH_WRP2AR_WRP2A_STRT_Msk
5037 #define FLASH_WRP2AR_WRP2A_END_Pos (16U)
5038 #define FLASH_WRP2AR_WRP2A_END_Msk (0x7FUL << FLASH_WRP2AR_WRP2A_END_Pos)/*!< 0x00FF0000 */
5039 #define FLASH_WRP2AR_WRP2A_END FLASH_WRP2AR_WRP2A_END_Msk
5040
5041 /****************** Bits definition for FLASH_WRP2BR register ***************/
5042 #define FLASH_WRP2BR_WRP2B_STRT_Pos (0U)
5043 #define FLASH_WRP2BR_WRP2B_STRT_Msk (0x7FUL << FLASH_WRP2BR_WRP2B_STRT_Pos)/*!< 0x0000007F */
5044 #define FLASH_WRP2BR_WRP2B_STRT FLASH_WRP2BR_WRP2B_STRT_Msk
5045 #define FLASH_WRP2BR_WRP2B_END_Pos (16U)
5046 #define FLASH_WRP2BR_WRP2B_END_Msk (0x7FUL << FLASH_WRP2BR_WRP2B_END_Pos)/*!< 0x007F0000 */
5047 #define FLASH_WRP2BR_WRP2B_END FLASH_WRP2BR_WRP2B_END_Msk
5048
5049 /****************** Bits definition for FLASH_SEC1R register **************/
5050 #define FLASH_SEC1R_SEC_SIZE1_Pos (0U)
5051 #define FLASH_SEC1R_SEC_SIZE1_Msk (0xFFUL << FLASH_SEC1R_SEC_SIZE1_Pos)/*!< 0x000000FF */
5052 #define FLASH_SEC1R_SEC_SIZE1 FLASH_SEC1R_SEC_SIZE1_Msk
5053 #define FLASH_SEC1R_BOOT_LOCK_Pos (16U)
5054 #define FLASH_SEC1R_BOOT_LOCK_Msk (0x1UL << FLASH_SEC1R_BOOT_LOCK_Pos)/*!< 0x00010000 */
5055 #define FLASH_SEC1R_BOOT_LOCK FLASH_SEC1R_BOOT_LOCK_Msk
5056
5057 /****************** Bits definition for FLASH_SEC2R register **************/
5058 #define FLASH_SEC2R_SEC_SIZE2_Pos (0U)
5059 #define FLASH_SEC2R_SEC_SIZE2_Msk (0xFFUL << FLASH_SEC2R_SEC_SIZE2_Pos)/*!< 0x000000FF */
5060 #define FLASH_SEC2R_SEC_SIZE2 FLASH_SEC2R_SEC_SIZE2_Msk
5061
5062 /******************************************************************************/
5063 /* */
5064 /* Filter Mathematical ACcelerator unit (FMAC) */
5065 /* */
5066 /******************************************************************************/
5067 /***************** Bit definition for FMAC_X1BUFCFG register ****************/
5068 #define FMAC_X1BUFCFG_X1_BASE_Pos (0U)
5069 #define FMAC_X1BUFCFG_X1_BASE_Msk (0xFFUL << FMAC_X1BUFCFG_X1_BASE_Pos) /*!< 0x000000FF */
5070 #define FMAC_X1BUFCFG_X1_BASE FMAC_X1BUFCFG_X1_BASE_Msk /*!< Base address of X1 buffer */
5071 #define FMAC_X1BUFCFG_X1_BUF_SIZE_Pos (8U)
5072 #define FMAC_X1BUFCFG_X1_BUF_SIZE_Msk (0xFFUL << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos)/*!< 0x0000FF00 */
5073 #define FMAC_X1BUFCFG_X1_BUF_SIZE FMAC_X1BUFCFG_X1_BUF_SIZE_Msk /*!< Allocated size of X1 buffer in 16-bit words */
5074 #define FMAC_X1BUFCFG_FULL_WM_Pos (24U)
5075 #define FMAC_X1BUFCFG_FULL_WM_Msk (0x3UL << FMAC_X1BUFCFG_FULL_WM_Pos) /*!< 0x03000000 */
5076 #define FMAC_X1BUFCFG_FULL_WM FMAC_X1BUFCFG_FULL_WM_Msk /*!< Watermark for buffer full flag */
5077 /***************** Bit definition for FMAC_X2BUFCFG register ****************/
5078 #define FMAC_X2BUFCFG_X2_BASE_Pos (0U)
5079 #define FMAC_X2BUFCFG_X2_BASE_Msk (0xFFUL << FMAC_X2BUFCFG_X2_BASE_Pos) /*!< 0x000000FF */
5080 #define FMAC_X2BUFCFG_X2_BASE FMAC_X2BUFCFG_X2_BASE_Msk /*!< Base address of X2 buffer */
5081 #define FMAC_X2BUFCFG_X2_BUF_SIZE_Pos (8U)
5082 #define FMAC_X2BUFCFG_X2_BUF_SIZE_Msk (0xFFUL << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos)/*!< 0x0000FF00 */
5083 #define FMAC_X2BUFCFG_X2_BUF_SIZE FMAC_X2BUFCFG_X2_BUF_SIZE_Msk /*!< Size of X2 buffer in 16-bit words */
5084 /***************** Bit definition for FMAC_YBUFCFG register *****************/
5085 #define FMAC_YBUFCFG_Y_BASE_Pos (0U)
5086 #define FMAC_YBUFCFG_Y_BASE_Msk (0xFFUL << FMAC_YBUFCFG_Y_BASE_Pos) /*!< 0x000000FF */
5087 #define FMAC_YBUFCFG_Y_BASE FMAC_YBUFCFG_Y_BASE_Msk /*!< Base address of Y buffer */
5088 #define FMAC_YBUFCFG_Y_BUF_SIZE_Pos (8U)
5089 #define FMAC_YBUFCFG_Y_BUF_SIZE_Msk (0xFFUL << FMAC_YBUFCFG_Y_BUF_SIZE_Pos) /*!< 0x0000FF00 */
5090 #define FMAC_YBUFCFG_Y_BUF_SIZE FMAC_YBUFCFG_Y_BUF_SIZE_Msk /*!< Size of Y buffer in 16-bit words */
5091 #define FMAC_YBUFCFG_EMPTY_WM_Pos (24U)
5092 #define FMAC_YBUFCFG_EMPTY_WM_Msk (0x3UL << FMAC_YBUFCFG_EMPTY_WM_Pos) /*!< 0x03000000 */
5093 #define FMAC_YBUFCFG_EMPTY_WM FMAC_YBUFCFG_EMPTY_WM_Msk /*!< Watermark for buffer empty flag */
5094 /****************** Bit definition for FMAC_PARAM register ******************/
5095 #define FMAC_PARAM_P_Pos (0U)
5096 #define FMAC_PARAM_P_Msk (0xFFUL << FMAC_PARAM_P_Pos) /*!< 0x000000FF */
5097 #define FMAC_PARAM_P FMAC_PARAM_P_Msk /*!< Input parameter P */
5098 #define FMAC_PARAM_Q_Pos (8U)
5099 #define FMAC_PARAM_Q_Msk (0xFFUL << FMAC_PARAM_Q_Pos) /*!< 0x0000FF00 */
5100 #define FMAC_PARAM_Q FMAC_PARAM_Q_Msk /*!< Input parameter Q */
5101 #define FMAC_PARAM_R_Pos (16U)
5102 #define FMAC_PARAM_R_Msk (0xFFUL << FMAC_PARAM_R_Pos) /*!< 0x00FF0000 */
5103 #define FMAC_PARAM_R FMAC_PARAM_R_Msk /*!< Input parameter R */
5104 #define FMAC_PARAM_FUNC_Pos (24U)
5105 #define FMAC_PARAM_FUNC_Msk (0x7FUL << FMAC_PARAM_FUNC_Pos) /*!< 0x7F000000 */
5106 #define FMAC_PARAM_FUNC FMAC_PARAM_FUNC_Msk /*!< Function */
5107 #define FMAC_PARAM_FUNC_0 (0x1UL << FMAC_PARAM_FUNC_Pos) /*!< 0x01000000 */
5108 #define FMAC_PARAM_FUNC_1 (0x2UL << FMAC_PARAM_FUNC_Pos) /*!< 0x02000000 */
5109 #define FMAC_PARAM_FUNC_2 (0x4UL << FMAC_PARAM_FUNC_Pos) /*!< 0x04000000 */
5110 #define FMAC_PARAM_FUNC_3 (0x8UL << FMAC_PARAM_FUNC_Pos) /*!< 0x08000000 */
5111 #define FMAC_PARAM_FUNC_4 (0x10UL << FMAC_PARAM_FUNC_Pos) /*!< 0x10000000 */
5112 #define FMAC_PARAM_FUNC_5 (0x20UL << FMAC_PARAM_FUNC_Pos) /*!< 0x20000000 */
5113 #define FMAC_PARAM_FUNC_6 (0x40UL << FMAC_PARAM_FUNC_Pos) /*!< 0x40000000 */
5114 #define FMAC_PARAM_START_Pos (31U)
5115 #define FMAC_PARAM_START_Msk (0x1UL << FMAC_PARAM_START_Pos) /*!< 0x80000000 */
5116 #define FMAC_PARAM_START FMAC_PARAM_START_Msk /*!< Enable execution */
5117 /******************** Bit definition for FMAC_CR register *******************/
5118 #define FMAC_CR_RIEN_Pos (0U)
5119 #define FMAC_CR_RIEN_Msk (0x1UL << FMAC_CR_RIEN_Pos) /*!< 0x00000001 */
5120 #define FMAC_CR_RIEN FMAC_CR_RIEN_Msk /*!< Enable read interrupt */
5121 #define FMAC_CR_WIEN_Pos (1U)
5122 #define FMAC_CR_WIEN_Msk (0x1UL << FMAC_CR_WIEN_Pos) /*!< 0x00000002 */
5123 #define FMAC_CR_WIEN FMAC_CR_WIEN_Msk /*!< Enable write interrupt */
5124 #define FMAC_CR_OVFLIEN_Pos (2U)
5125 #define FMAC_CR_OVFLIEN_Msk (0x1UL << FMAC_CR_OVFLIEN_Pos) /*!< 0x00000004 */
5126 #define FMAC_CR_OVFLIEN FMAC_CR_OVFLIEN_Msk /*!< Enable overflow error interrupts */
5127 #define FMAC_CR_UNFLIEN_Pos (3U)
5128 #define FMAC_CR_UNFLIEN_Msk (0x1UL << FMAC_CR_UNFLIEN_Pos) /*!< 0x00000008 */
5129 #define FMAC_CR_UNFLIEN FMAC_CR_UNFLIEN_Msk /*!< Enable underflow error interrupts */
5130 #define FMAC_CR_SATIEN_Pos (4U)
5131 #define FMAC_CR_SATIEN_Msk (0x1UL << FMAC_CR_SATIEN_Pos) /*!< 0x00000010 */
5132 #define FMAC_CR_SATIEN FMAC_CR_SATIEN_Msk /*!< Enable saturation error interrupts */
5133 #define FMAC_CR_DMAREN_Pos (8U)
5134 #define FMAC_CR_DMAREN_Msk (0x1UL << FMAC_CR_DMAREN_Pos) /*!< 0x00000100 */
5135 #define FMAC_CR_DMAREN FMAC_CR_DMAREN_Msk /*!< Enable DMA read channel requests */
5136 #define FMAC_CR_DMAWEN_Pos (9U)
5137 #define FMAC_CR_DMAWEN_Msk (0x1UL << FMAC_CR_DMAWEN_Pos) /*!< 0x00000200 */
5138 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA write channel requests */
5139 #define FMAC_CR_CLIPEN_Pos (15U)
5140 #define FMAC_CR_CLIPEN_Msk (0x1UL << FMAC_CR_CLIPEN_Pos) /*!< 0x00008000 */
5141 #define FMAC_CR_CLIPEN FMAC_CR_CLIPEN_Msk /*!< Enable clipping */
5142 #define FMAC_CR_RESET_Pos (16U)
5143 #define FMAC_CR_RESET_Msk (0x1UL << FMAC_CR_RESET_Pos) /*!< 0x00010000 */
5144 #define FMAC_CR_RESET FMAC_CR_RESET_Msk /*!< Reset filter mathematical accelerator unit */
5145 /******************* Bit definition for FMAC_SR register ********************/
5146 #define FMAC_SR_YEMPTY_Pos (0U)
5147 #define FMAC_SR_YEMPTY_Msk (0x1UL << FMAC_SR_YEMPTY_Pos) /*!< 0x00000001 */
5148 #define FMAC_SR_YEMPTY FMAC_SR_YEMPTY_Msk /*!< Y buffer empty flag */
5149 #define FMAC_SR_X1FULL_Pos (1U)
5150 #define FMAC_SR_X1FULL_Msk (0x1UL << FMAC_SR_X1FULL_Pos) /*!< 0x00000002 */
5151 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full flag */
5152 #define FMAC_SR_OVFL_Pos (8U)
5153 #define FMAC_SR_OVFL_Msk (0x1UL << FMAC_SR_OVFL_Pos) /*!< 0x00000100 */
5154 #define FMAC_SR_OVFL FMAC_SR_OVFL_Msk /*!< Overflow error flag */
5155 #define FMAC_SR_UNFL_Pos (9U)
5156 #define FMAC_SR_UNFL_Msk (0x1UL << FMAC_SR_UNFL_Pos) /*!< 0x00000200 */
5157 #define FMAC_SR_UNFL FMAC_SR_UNFL_Msk /*!< Underflow error flag */
5158 #define FMAC_SR_SAT_Pos (10U)
5159 #define FMAC_SR_SAT_Msk (0x1UL << FMAC_SR_SAT_Pos) /*!< 0x00000400 */
5160 #define FMAC_SR_SAT FMAC_SR_SAT_Msk /*!< Saturation error flag */
5161 /****************** Bit definition for FMAC_WDATA register ******************/
5162 #define FMAC_WDATA_WDATA_Pos (0U)
5163 #define FMAC_WDATA_WDATA_Msk (0xFFFFUL << FMAC_WDATA_WDATA_Pos) /*!< 0x0000FFFF */
5164 #define FMAC_WDATA_WDATA FMAC_WDATA_WDATA_Msk /*!< Write data */
5165 /****************** Bit definition for FMACX_RDATA register *****************/
5166 #define FMAC_RDATA_RDATA_Pos (0U)
5167 #define FMAC_RDATA_RDATA_Msk (0xFFFFUL << FMAC_RDATA_RDATA_Pos) /*!< 0x0000FFFF */
5168 #define FMAC_RDATA_RDATA FMAC_RDATA_RDATA_Msk /*!< Read data */
5169
5170
5171 /******************************************************************************/
5172 /* */
5173 /* General Purpose IOs (GPIO) */
5174 /* */
5175 /******************************************************************************/
5176 /****************** Bits definition for GPIO_MODER register *****************/
5177 #define GPIO_MODER_MODE0_Pos (0U)
5178 #define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */
5179 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
5180 #define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */
5181 #define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */
5182 #define GPIO_MODER_MODE1_Pos (2U)
5183 #define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */
5184 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
5185 #define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */
5186 #define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */
5187 #define GPIO_MODER_MODE2_Pos (4U)
5188 #define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */
5189 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
5190 #define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */
5191 #define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */
5192 #define GPIO_MODER_MODE3_Pos (6U)
5193 #define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */
5194 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
5195 #define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */
5196 #define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */
5197 #define GPIO_MODER_MODE4_Pos (8U)
5198 #define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */
5199 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
5200 #define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */
5201 #define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */
5202 #define GPIO_MODER_MODE5_Pos (10U)
5203 #define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */
5204 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
5205 #define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */
5206 #define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */
5207 #define GPIO_MODER_MODE6_Pos (12U)
5208 #define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */
5209 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
5210 #define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */
5211 #define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */
5212 #define GPIO_MODER_MODE7_Pos (14U)
5213 #define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */
5214 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
5215 #define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */
5216 #define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */
5217 #define GPIO_MODER_MODE8_Pos (16U)
5218 #define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */
5219 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
5220 #define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */
5221 #define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */
5222 #define GPIO_MODER_MODE9_Pos (18U)
5223 #define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */
5224 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
5225 #define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */
5226 #define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */
5227 #define GPIO_MODER_MODE10_Pos (20U)
5228 #define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */
5229 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
5230 #define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */
5231 #define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */
5232 #define GPIO_MODER_MODE11_Pos (22U)
5233 #define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */
5234 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
5235 #define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */
5236 #define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */
5237 #define GPIO_MODER_MODE12_Pos (24U)
5238 #define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */
5239 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
5240 #define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */
5241 #define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */
5242 #define GPIO_MODER_MODE13_Pos (26U)
5243 #define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */
5244 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
5245 #define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */
5246 #define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */
5247 #define GPIO_MODER_MODE14_Pos (28U)
5248 #define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */
5249 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
5250 #define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */
5251 #define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */
5252 #define GPIO_MODER_MODE15_Pos (30U)
5253 #define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */
5254 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
5255 #define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */
5256 #define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */
5257
5258 /* Legacy defines */
5259 #define GPIO_MODER_MODER0 GPIO_MODER_MODE0
5260 #define GPIO_MODER_MODER0_0 GPIO_MODER_MODE0_0
5261 #define GPIO_MODER_MODER0_1 GPIO_MODER_MODE0_1
5262 #define GPIO_MODER_MODER1 GPIO_MODER_MODE1
5263 #define GPIO_MODER_MODER1_0 GPIO_MODER_MODE1_0
5264 #define GPIO_MODER_MODER1_1 GPIO_MODER_MODE1_1
5265 #define GPIO_MODER_MODER2 GPIO_MODER_MODE2
5266 #define GPIO_MODER_MODER2_0 GPIO_MODER_MODE2_0
5267 #define GPIO_MODER_MODER2_1 GPIO_MODER_MODE2_1
5268 #define GPIO_MODER_MODER3 GPIO_MODER_MODE3
5269 #define GPIO_MODER_MODER3_0 GPIO_MODER_MODE3_0
5270 #define GPIO_MODER_MODER3_1 GPIO_MODER_MODE3_1
5271 #define GPIO_MODER_MODER4 GPIO_MODER_MODE4
5272 #define GPIO_MODER_MODER4_0 GPIO_MODER_MODE4_0
5273 #define GPIO_MODER_MODER4_1 GPIO_MODER_MODE4_1
5274 #define GPIO_MODER_MODER5 GPIO_MODER_MODE5
5275 #define GPIO_MODER_MODER5_0 GPIO_MODER_MODE5_0
5276 #define GPIO_MODER_MODER5_1 GPIO_MODER_MODE5_1
5277 #define GPIO_MODER_MODER6 GPIO_MODER_MODE6
5278 #define GPIO_MODER_MODER6_0 GPIO_MODER_MODE6_0
5279 #define GPIO_MODER_MODER6_1 GPIO_MODER_MODE6_1
5280 #define GPIO_MODER_MODER7 GPIO_MODER_MODE7
5281 #define GPIO_MODER_MODER7_0 GPIO_MODER_MODE7_0
5282 #define GPIO_MODER_MODER7_1 GPIO_MODER_MODE7_1
5283 #define GPIO_MODER_MODER8 GPIO_MODER_MODE8
5284 #define GPIO_MODER_MODER8_0 GPIO_MODER_MODE8_0
5285 #define GPIO_MODER_MODER8_1 GPIO_MODER_MODE8_1
5286 #define GPIO_MODER_MODER9 GPIO_MODER_MODE9
5287 #define GPIO_MODER_MODER9_0 GPIO_MODER_MODE9_0
5288 #define GPIO_MODER_MODER9_1 GPIO_MODER_MODE9_1
5289 #define GPIO_MODER_MODER10 GPIO_MODER_MODE10
5290 #define GPIO_MODER_MODER10_0 GPIO_MODER_MODE10_0
5291 #define GPIO_MODER_MODER10_1 GPIO_MODER_MODE10_1
5292 #define GPIO_MODER_MODER11 GPIO_MODER_MODE11
5293 #define GPIO_MODER_MODER11_0 GPIO_MODER_MODE11_0
5294 #define GPIO_MODER_MODER11_1 GPIO_MODER_MODE11_1
5295 #define GPIO_MODER_MODER12 GPIO_MODER_MODE12
5296 #define GPIO_MODER_MODER12_0 GPIO_MODER_MODE12_0
5297 #define GPIO_MODER_MODER12_1 GPIO_MODER_MODE12_1
5298 #define GPIO_MODER_MODER13 GPIO_MODER_MODE13
5299 #define GPIO_MODER_MODER13_0 GPIO_MODER_MODE13_0
5300 #define GPIO_MODER_MODER13_1 GPIO_MODER_MODE13_1
5301 #define GPIO_MODER_MODER14 GPIO_MODER_MODE14
5302 #define GPIO_MODER_MODER14_0 GPIO_MODER_MODE14_0
5303 #define GPIO_MODER_MODER14_1 GPIO_MODER_MODE14_1
5304 #define GPIO_MODER_MODER15 GPIO_MODER_MODE15
5305 #define GPIO_MODER_MODER15_0 GPIO_MODER_MODE15_0
5306 #define GPIO_MODER_MODER15_1 GPIO_MODER_MODE15_1
5307
5308 /****************** Bits definition for GPIO_OTYPER register ****************/
5309 #define GPIO_OTYPER_OT0_Pos (0U)
5310 #define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */
5311 #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
5312 #define GPIO_OTYPER_OT1_Pos (1U)
5313 #define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */
5314 #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
5315 #define GPIO_OTYPER_OT2_Pos (2U)
5316 #define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */
5317 #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
5318 #define GPIO_OTYPER_OT3_Pos (3U)
5319 #define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */
5320 #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
5321 #define GPIO_OTYPER_OT4_Pos (4U)
5322 #define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */
5323 #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
5324 #define GPIO_OTYPER_OT5_Pos (5U)
5325 #define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */
5326 #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
5327 #define GPIO_OTYPER_OT6_Pos (6U)
5328 #define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */
5329 #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
5330 #define GPIO_OTYPER_OT7_Pos (7U)
5331 #define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */
5332 #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
5333 #define GPIO_OTYPER_OT8_Pos (8U)
5334 #define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */
5335 #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
5336 #define GPIO_OTYPER_OT9_Pos (9U)
5337 #define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */
5338 #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
5339 #define GPIO_OTYPER_OT10_Pos (10U)
5340 #define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */
5341 #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
5342 #define GPIO_OTYPER_OT11_Pos (11U)
5343 #define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */
5344 #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
5345 #define GPIO_OTYPER_OT12_Pos (12U)
5346 #define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */
5347 #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
5348 #define GPIO_OTYPER_OT13_Pos (13U)
5349 #define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */
5350 #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
5351 #define GPIO_OTYPER_OT14_Pos (14U)
5352 #define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */
5353 #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
5354 #define GPIO_OTYPER_OT15_Pos (15U)
5355 #define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */
5356 #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
5357
5358 /* Legacy defines */
5359 #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
5360 #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
5361 #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
5362 #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
5363 #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
5364 #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
5365 #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
5366 #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
5367 #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
5368 #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
5369 #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
5370 #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
5371 #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
5372 #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
5373 #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
5374 #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
5375
5376 /****************** Bits definition for GPIO_OSPEEDR register ***************/
5377 #define GPIO_OSPEEDR_OSPEED0_Pos (0U)
5378 #define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */
5379 #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
5380 #define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */
5381 #define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */
5382 #define GPIO_OSPEEDR_OSPEED1_Pos (2U)
5383 #define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */
5384 #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
5385 #define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */
5386 #define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */
5387 #define GPIO_OSPEEDR_OSPEED2_Pos (4U)
5388 #define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */
5389 #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
5390 #define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */
5391 #define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */
5392 #define GPIO_OSPEEDR_OSPEED3_Pos (6U)
5393 #define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */
5394 #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
5395 #define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */
5396 #define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */
5397 #define GPIO_OSPEEDR_OSPEED4_Pos (8U)
5398 #define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */
5399 #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
5400 #define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */
5401 #define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */
5402 #define GPIO_OSPEEDR_OSPEED5_Pos (10U)
5403 #define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */
5404 #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
5405 #define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */
5406 #define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */
5407 #define GPIO_OSPEEDR_OSPEED6_Pos (12U)
5408 #define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */
5409 #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
5410 #define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */
5411 #define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */
5412 #define GPIO_OSPEEDR_OSPEED7_Pos (14U)
5413 #define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */
5414 #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
5415 #define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */
5416 #define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */
5417 #define GPIO_OSPEEDR_OSPEED8_Pos (16U)
5418 #define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */
5419 #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
5420 #define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */
5421 #define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */
5422 #define GPIO_OSPEEDR_OSPEED9_Pos (18U)
5423 #define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */
5424 #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
5425 #define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */
5426 #define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */
5427 #define GPIO_OSPEEDR_OSPEED10_Pos (20U)
5428 #define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */
5429 #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
5430 #define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */
5431 #define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */
5432 #define GPIO_OSPEEDR_OSPEED11_Pos (22U)
5433 #define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */
5434 #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
5435 #define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */
5436 #define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */
5437 #define GPIO_OSPEEDR_OSPEED12_Pos (24U)
5438 #define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */
5439 #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
5440 #define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */
5441 #define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */
5442 #define GPIO_OSPEEDR_OSPEED13_Pos (26U)
5443 #define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */
5444 #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
5445 #define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */
5446 #define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */
5447 #define GPIO_OSPEEDR_OSPEED14_Pos (28U)
5448 #define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */
5449 #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
5450 #define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */
5451 #define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */
5452 #define GPIO_OSPEEDR_OSPEED15_Pos (30U)
5453 #define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */
5454 #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
5455 #define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */
5456 #define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */
5457
5458 /* Legacy defines */
5459 #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
5460 #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
5461 #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
5462 #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
5463 #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
5464 #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
5465 #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
5466 #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
5467 #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
5468 #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
5469 #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
5470 #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
5471 #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
5472 #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
5473 #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
5474 #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
5475 #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
5476 #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
5477 #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
5478 #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
5479 #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
5480 #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
5481 #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
5482 #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
5483 #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
5484 #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
5485 #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
5486 #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
5487 #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
5488 #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
5489 #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
5490 #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
5491 #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
5492 #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
5493 #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
5494 #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
5495 #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
5496 #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
5497 #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
5498 #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
5499 #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
5500 #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
5501 #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
5502 #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
5503 #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
5504 #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
5505 #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
5506 #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
5507
5508 /****************** Bits definition for GPIO_PUPDR register *****************/
5509 #define GPIO_PUPDR_PUPD0_Pos (0U)
5510 #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */
5511 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
5512 #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */
5513 #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */
5514 #define GPIO_PUPDR_PUPD1_Pos (2U)
5515 #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */
5516 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
5517 #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */
5518 #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */
5519 #define GPIO_PUPDR_PUPD2_Pos (4U)
5520 #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */
5521 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
5522 #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */
5523 #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */
5524 #define GPIO_PUPDR_PUPD3_Pos (6U)
5525 #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */
5526 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
5527 #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */
5528 #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */
5529 #define GPIO_PUPDR_PUPD4_Pos (8U)
5530 #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */
5531 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
5532 #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */
5533 #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */
5534 #define GPIO_PUPDR_PUPD5_Pos (10U)
5535 #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */
5536 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
5537 #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */
5538 #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */
5539 #define GPIO_PUPDR_PUPD6_Pos (12U)
5540 #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */
5541 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
5542 #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */
5543 #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */
5544 #define GPIO_PUPDR_PUPD7_Pos (14U)
5545 #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */
5546 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
5547 #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */
5548 #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */
5549 #define GPIO_PUPDR_PUPD8_Pos (16U)
5550 #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */
5551 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
5552 #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */
5553 #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */
5554 #define GPIO_PUPDR_PUPD9_Pos (18U)
5555 #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */
5556 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
5557 #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */
5558 #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */
5559 #define GPIO_PUPDR_PUPD10_Pos (20U)
5560 #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */
5561 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
5562 #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */
5563 #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */
5564 #define GPIO_PUPDR_PUPD11_Pos (22U)
5565 #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */
5566 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
5567 #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */
5568 #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */
5569 #define GPIO_PUPDR_PUPD12_Pos (24U)
5570 #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */
5571 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
5572 #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */
5573 #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */
5574 #define GPIO_PUPDR_PUPD13_Pos (26U)
5575 #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */
5576 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
5577 #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */
5578 #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */
5579 #define GPIO_PUPDR_PUPD14_Pos (28U)
5580 #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */
5581 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
5582 #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */
5583 #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */
5584 #define GPIO_PUPDR_PUPD15_Pos (30U)
5585 #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */
5586 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
5587 #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */
5588 #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */
5589
5590 /* Legacy defines */
5591 #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
5592 #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
5593 #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
5594 #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
5595 #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
5596 #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
5597 #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
5598 #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
5599 #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
5600 #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
5601 #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
5602 #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
5603 #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
5604 #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
5605 #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
5606 #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
5607 #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
5608 #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
5609 #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
5610 #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
5611 #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
5612 #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
5613 #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
5614 #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
5615 #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
5616 #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
5617 #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
5618 #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
5619 #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
5620 #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
5621 #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
5622 #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
5623 #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
5624 #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
5625 #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
5626 #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
5627 #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
5628 #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
5629 #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
5630 #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
5631 #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
5632 #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
5633 #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
5634 #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
5635 #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
5636 #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
5637 #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
5638 #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
5639
5640 /****************** Bits definition for GPIO_IDR register *******************/
5641 #define GPIO_IDR_ID0_Pos (0U)
5642 #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */
5643 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
5644 #define GPIO_IDR_ID1_Pos (1U)
5645 #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */
5646 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
5647 #define GPIO_IDR_ID2_Pos (2U)
5648 #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */
5649 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
5650 #define GPIO_IDR_ID3_Pos (3U)
5651 #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */
5652 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
5653 #define GPIO_IDR_ID4_Pos (4U)
5654 #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */
5655 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
5656 #define GPIO_IDR_ID5_Pos (5U)
5657 #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */
5658 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
5659 #define GPIO_IDR_ID6_Pos (6U)
5660 #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */
5661 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
5662 #define GPIO_IDR_ID7_Pos (7U)
5663 #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */
5664 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
5665 #define GPIO_IDR_ID8_Pos (8U)
5666 #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */
5667 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
5668 #define GPIO_IDR_ID9_Pos (9U)
5669 #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */
5670 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
5671 #define GPIO_IDR_ID10_Pos (10U)
5672 #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */
5673 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
5674 #define GPIO_IDR_ID11_Pos (11U)
5675 #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */
5676 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
5677 #define GPIO_IDR_ID12_Pos (12U)
5678 #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */
5679 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
5680 #define GPIO_IDR_ID13_Pos (13U)
5681 #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */
5682 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
5683 #define GPIO_IDR_ID14_Pos (14U)
5684 #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */
5685 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
5686 #define GPIO_IDR_ID15_Pos (15U)
5687 #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */
5688 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
5689
5690 /* Legacy defines */
5691 #define GPIO_IDR_IDR_0 GPIO_IDR_ID0
5692 #define GPIO_IDR_IDR_1 GPIO_IDR_ID1
5693 #define GPIO_IDR_IDR_2 GPIO_IDR_ID2
5694 #define GPIO_IDR_IDR_3 GPIO_IDR_ID3
5695 #define GPIO_IDR_IDR_4 GPIO_IDR_ID4
5696 #define GPIO_IDR_IDR_5 GPIO_IDR_ID5
5697 #define GPIO_IDR_IDR_6 GPIO_IDR_ID6
5698 #define GPIO_IDR_IDR_7 GPIO_IDR_ID7
5699 #define GPIO_IDR_IDR_8 GPIO_IDR_ID8
5700 #define GPIO_IDR_IDR_9 GPIO_IDR_ID9
5701 #define GPIO_IDR_IDR_10 GPIO_IDR_ID10
5702 #define GPIO_IDR_IDR_11 GPIO_IDR_ID11
5703 #define GPIO_IDR_IDR_12 GPIO_IDR_ID12
5704 #define GPIO_IDR_IDR_13 GPIO_IDR_ID13
5705 #define GPIO_IDR_IDR_14 GPIO_IDR_ID14
5706 #define GPIO_IDR_IDR_15 GPIO_IDR_ID15
5707
5708 /* Old GPIO_IDR register bits definition, maintained for legacy purpose */
5709 #define GPIO_OTYPER_IDR_0 GPIO_IDR_ID0
5710 #define GPIO_OTYPER_IDR_1 GPIO_IDR_ID1
5711 #define GPIO_OTYPER_IDR_2 GPIO_IDR_ID2
5712 #define GPIO_OTYPER_IDR_3 GPIO_IDR_ID3
5713 #define GPIO_OTYPER_IDR_4 GPIO_IDR_ID4
5714 #define GPIO_OTYPER_IDR_5 GPIO_IDR_ID5
5715 #define GPIO_OTYPER_IDR_6 GPIO_IDR_ID6
5716 #define GPIO_OTYPER_IDR_7 GPIO_IDR_ID7
5717 #define GPIO_OTYPER_IDR_8 GPIO_IDR_ID8
5718 #define GPIO_OTYPER_IDR_9 GPIO_IDR_ID9
5719 #define GPIO_OTYPER_IDR_10 GPIO_IDR_ID10
5720 #define GPIO_OTYPER_IDR_11 GPIO_IDR_ID11
5721 #define GPIO_OTYPER_IDR_12 GPIO_IDR_ID12
5722 #define GPIO_OTYPER_IDR_13 GPIO_IDR_ID13
5723 #define GPIO_OTYPER_IDR_14 GPIO_IDR_ID14
5724 #define GPIO_OTYPER_IDR_15 GPIO_IDR_ID15
5725
5726 /****************** Bits definition for GPIO_ODR register *******************/
5727 #define GPIO_ODR_OD0_Pos (0U)
5728 #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */
5729 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
5730 #define GPIO_ODR_OD1_Pos (1U)
5731 #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */
5732 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
5733 #define GPIO_ODR_OD2_Pos (2U)
5734 #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */
5735 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
5736 #define GPIO_ODR_OD3_Pos (3U)
5737 #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */
5738 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
5739 #define GPIO_ODR_OD4_Pos (4U)
5740 #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */
5741 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
5742 #define GPIO_ODR_OD5_Pos (5U)
5743 #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */
5744 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
5745 #define GPIO_ODR_OD6_Pos (6U)
5746 #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */
5747 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
5748 #define GPIO_ODR_OD7_Pos (7U)
5749 #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */
5750 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
5751 #define GPIO_ODR_OD8_Pos (8U)
5752 #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */
5753 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
5754 #define GPIO_ODR_OD9_Pos (9U)
5755 #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */
5756 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
5757 #define GPIO_ODR_OD10_Pos (10U)
5758 #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */
5759 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
5760 #define GPIO_ODR_OD11_Pos (11U)
5761 #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */
5762 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
5763 #define GPIO_ODR_OD12_Pos (12U)
5764 #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */
5765 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
5766 #define GPIO_ODR_OD13_Pos (13U)
5767 #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */
5768 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
5769 #define GPIO_ODR_OD14_Pos (14U)
5770 #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */
5771 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
5772 #define GPIO_ODR_OD15_Pos (15U)
5773 #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */
5774 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
5775
5776 /* Legacy defines */
5777 #define GPIO_ODR_ODR_0 GPIO_ODR_OD0
5778 #define GPIO_ODR_ODR_1 GPIO_ODR_OD1
5779 #define GPIO_ODR_ODR_2 GPIO_ODR_OD2
5780 #define GPIO_ODR_ODR_3 GPIO_ODR_OD3
5781 #define GPIO_ODR_ODR_4 GPIO_ODR_OD4
5782 #define GPIO_ODR_ODR_5 GPIO_ODR_OD5
5783 #define GPIO_ODR_ODR_6 GPIO_ODR_OD6
5784 #define GPIO_ODR_ODR_7 GPIO_ODR_OD7
5785 #define GPIO_ODR_ODR_8 GPIO_ODR_OD8
5786 #define GPIO_ODR_ODR_9 GPIO_ODR_OD9
5787 #define GPIO_ODR_ODR_10 GPIO_ODR_OD10
5788 #define GPIO_ODR_ODR_11 GPIO_ODR_OD11
5789 #define GPIO_ODR_ODR_12 GPIO_ODR_OD12
5790 #define GPIO_ODR_ODR_13 GPIO_ODR_OD13
5791 #define GPIO_ODR_ODR_14 GPIO_ODR_OD14
5792 #define GPIO_ODR_ODR_15 GPIO_ODR_OD15
5793
5794 /* Old GPIO_ODR register bits definition, maintained for legacy purpose */
5795 #define GPIO_OTYPER_ODR_0 GPIO_ODR_OD0
5796 #define GPIO_OTYPER_ODR_1 GPIO_ODR_OD1
5797 #define GPIO_OTYPER_ODR_2 GPIO_ODR_OD2
5798 #define GPIO_OTYPER_ODR_3 GPIO_ODR_OD3
5799 #define GPIO_OTYPER_ODR_4 GPIO_ODR_OD4
5800 #define GPIO_OTYPER_ODR_5 GPIO_ODR_OD5
5801 #define GPIO_OTYPER_ODR_6 GPIO_ODR_OD6
5802 #define GPIO_OTYPER_ODR_7 GPIO_ODR_OD7
5803 #define GPIO_OTYPER_ODR_8 GPIO_ODR_OD8
5804 #define GPIO_OTYPER_ODR_9 GPIO_ODR_OD9
5805 #define GPIO_OTYPER_ODR_10 GPIO_ODR_OD10
5806 #define GPIO_OTYPER_ODR_11 GPIO_ODR_OD11
5807 #define GPIO_OTYPER_ODR_12 GPIO_ODR_OD12
5808 #define GPIO_OTYPER_ODR_13 GPIO_ODR_OD13
5809 #define GPIO_OTYPER_ODR_14 GPIO_ODR_OD14
5810 #define GPIO_OTYPER_ODR_15 GPIO_ODR_OD15
5811
5812 /****************** Bits definition for GPIO_BSRR register ******************/
5813 #define GPIO_BSRR_BS0_Pos (0U)
5814 #define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
5815 #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
5816 #define GPIO_BSRR_BS1_Pos (1U)
5817 #define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
5818 #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
5819 #define GPIO_BSRR_BS2_Pos (2U)
5820 #define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
5821 #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
5822 #define GPIO_BSRR_BS3_Pos (3U)
5823 #define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
5824 #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
5825 #define GPIO_BSRR_BS4_Pos (4U)
5826 #define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
5827 #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
5828 #define GPIO_BSRR_BS5_Pos (5U)
5829 #define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
5830 #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
5831 #define GPIO_BSRR_BS6_Pos (6U)
5832 #define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
5833 #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
5834 #define GPIO_BSRR_BS7_Pos (7U)
5835 #define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
5836 #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
5837 #define GPIO_BSRR_BS8_Pos (8U)
5838 #define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
5839 #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
5840 #define GPIO_BSRR_BS9_Pos (9U)
5841 #define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
5842 #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
5843 #define GPIO_BSRR_BS10_Pos (10U)
5844 #define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
5845 #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
5846 #define GPIO_BSRR_BS11_Pos (11U)
5847 #define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
5848 #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
5849 #define GPIO_BSRR_BS12_Pos (12U)
5850 #define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
5851 #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
5852 #define GPIO_BSRR_BS13_Pos (13U)
5853 #define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
5854 #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
5855 #define GPIO_BSRR_BS14_Pos (14U)
5856 #define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
5857 #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
5858 #define GPIO_BSRR_BS15_Pos (15U)
5859 #define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
5860 #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
5861 #define GPIO_BSRR_BR0_Pos (16U)
5862 #define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
5863 #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
5864 #define GPIO_BSRR_BR1_Pos (17U)
5865 #define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
5866 #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
5867 #define GPIO_BSRR_BR2_Pos (18U)
5868 #define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
5869 #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
5870 #define GPIO_BSRR_BR3_Pos (19U)
5871 #define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
5872 #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
5873 #define GPIO_BSRR_BR4_Pos (20U)
5874 #define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
5875 #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
5876 #define GPIO_BSRR_BR5_Pos (21U)
5877 #define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
5878 #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
5879 #define GPIO_BSRR_BR6_Pos (22U)
5880 #define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
5881 #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
5882 #define GPIO_BSRR_BR7_Pos (23U)
5883 #define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
5884 #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
5885 #define GPIO_BSRR_BR8_Pos (24U)
5886 #define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
5887 #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
5888 #define GPIO_BSRR_BR9_Pos (25U)
5889 #define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
5890 #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
5891 #define GPIO_BSRR_BR10_Pos (26U)
5892 #define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
5893 #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
5894 #define GPIO_BSRR_BR11_Pos (27U)
5895 #define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
5896 #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
5897 #define GPIO_BSRR_BR12_Pos (28U)
5898 #define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
5899 #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
5900 #define GPIO_BSRR_BR13_Pos (29U)
5901 #define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
5902 #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
5903 #define GPIO_BSRR_BR14_Pos (30U)
5904 #define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
5905 #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
5906 #define GPIO_BSRR_BR15_Pos (31U)
5907 #define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
5908 #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
5909
5910 /* Legacy defines */
5911 #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
5912 #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
5913 #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
5914 #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
5915 #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
5916 #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
5917 #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
5918 #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
5919 #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
5920 #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
5921 #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
5922 #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
5923 #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
5924 #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
5925 #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
5926 #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
5927 #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
5928 #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
5929 #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
5930 #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
5931 #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
5932 #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
5933 #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
5934 #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
5935 #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
5936 #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
5937 #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
5938 #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
5939 #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
5940 #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
5941 #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
5942 #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
5943
5944 /****************** Bit definition for GPIO_LCKR register *********************/
5945 #define GPIO_LCKR_LCK0_Pos (0U)
5946 #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
5947 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
5948 #define GPIO_LCKR_LCK1_Pos (1U)
5949 #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
5950 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
5951 #define GPIO_LCKR_LCK2_Pos (2U)
5952 #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
5953 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
5954 #define GPIO_LCKR_LCK3_Pos (3U)
5955 #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
5956 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
5957 #define GPIO_LCKR_LCK4_Pos (4U)
5958 #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
5959 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
5960 #define GPIO_LCKR_LCK5_Pos (5U)
5961 #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
5962 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
5963 #define GPIO_LCKR_LCK6_Pos (6U)
5964 #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
5965 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
5966 #define GPIO_LCKR_LCK7_Pos (7U)
5967 #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
5968 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
5969 #define GPIO_LCKR_LCK8_Pos (8U)
5970 #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
5971 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
5972 #define GPIO_LCKR_LCK9_Pos (9U)
5973 #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
5974 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
5975 #define GPIO_LCKR_LCK10_Pos (10U)
5976 #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
5977 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
5978 #define GPIO_LCKR_LCK11_Pos (11U)
5979 #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
5980 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
5981 #define GPIO_LCKR_LCK12_Pos (12U)
5982 #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
5983 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
5984 #define GPIO_LCKR_LCK13_Pos (13U)
5985 #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
5986 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
5987 #define GPIO_LCKR_LCK14_Pos (14U)
5988 #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
5989 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
5990 #define GPIO_LCKR_LCK15_Pos (15U)
5991 #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
5992 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
5993 #define GPIO_LCKR_LCKK_Pos (16U)
5994 #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
5995 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
5996
5997 /****************** Bit definition for GPIO_AFRL register *********************/
5998 #define GPIO_AFRL_AFSEL0_Pos (0U)
5999 #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
6000 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
6001 #define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */
6002 #define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */
6003 #define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */
6004 #define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */
6005 #define GPIO_AFRL_AFSEL1_Pos (4U)
6006 #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
6007 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
6008 #define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */
6009 #define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */
6010 #define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */
6011 #define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */
6012 #define GPIO_AFRL_AFSEL2_Pos (8U)
6013 #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
6014 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
6015 #define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */
6016 #define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */
6017 #define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */
6018 #define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */
6019 #define GPIO_AFRL_AFSEL3_Pos (12U)
6020 #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
6021 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
6022 #define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */
6023 #define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */
6024 #define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */
6025 #define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */
6026 #define GPIO_AFRL_AFSEL4_Pos (16U)
6027 #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
6028 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
6029 #define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */
6030 #define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */
6031 #define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */
6032 #define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */
6033 #define GPIO_AFRL_AFSEL5_Pos (20U)
6034 #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
6035 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
6036 #define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */
6037 #define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */
6038 #define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */
6039 #define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */
6040 #define GPIO_AFRL_AFSEL6_Pos (24U)
6041 #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
6042 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
6043 #define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */
6044 #define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */
6045 #define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */
6046 #define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */
6047 #define GPIO_AFRL_AFSEL7_Pos (28U)
6048 #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
6049 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
6050 #define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */
6051 #define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */
6052 #define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */
6053 #define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */
6054
6055 /* Legacy defines */
6056 #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
6057 #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
6058 #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
6059 #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
6060 #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
6061 #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
6062 #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
6063 #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
6064
6065 /****************** Bit definition for GPIO_AFRH register *********************/
6066 #define GPIO_AFRH_AFSEL8_Pos (0U)
6067 #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
6068 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
6069 #define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */
6070 #define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */
6071 #define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */
6072 #define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */
6073 #define GPIO_AFRH_AFSEL9_Pos (4U)
6074 #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
6075 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
6076 #define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */
6077 #define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */
6078 #define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */
6079 #define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */
6080 #define GPIO_AFRH_AFSEL10_Pos (8U)
6081 #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
6082 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
6083 #define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */
6084 #define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */
6085 #define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */
6086 #define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */
6087 #define GPIO_AFRH_AFSEL11_Pos (12U)
6088 #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
6089 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
6090 #define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */
6091 #define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */
6092 #define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */
6093 #define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */
6094 #define GPIO_AFRH_AFSEL12_Pos (16U)
6095 #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
6096 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
6097 #define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */
6098 #define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */
6099 #define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */
6100 #define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */
6101 #define GPIO_AFRH_AFSEL13_Pos (20U)
6102 #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
6103 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
6104 #define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */
6105 #define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */
6106 #define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */
6107 #define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */
6108 #define GPIO_AFRH_AFSEL14_Pos (24U)
6109 #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
6110 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
6111 #define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */
6112 #define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */
6113 #define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */
6114 #define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */
6115 #define GPIO_AFRH_AFSEL15_Pos (28U)
6116 #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
6117 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
6118 #define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */
6119 #define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */
6120 #define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */
6121 #define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */
6122
6123 /* Legacy defines */
6124 #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
6125 #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
6126 #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
6127 #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
6128 #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
6129 #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
6130 #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
6131 #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
6132
6133 /****************** Bits definition for GPIO_BRR register ******************/
6134 #define GPIO_BRR_BR0_Pos (0U)
6135 #define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */
6136 #define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk
6137 #define GPIO_BRR_BR1_Pos (1U)
6138 #define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */
6139 #define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk
6140 #define GPIO_BRR_BR2_Pos (2U)
6141 #define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */
6142 #define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk
6143 #define GPIO_BRR_BR3_Pos (3U)
6144 #define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */
6145 #define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk
6146 #define GPIO_BRR_BR4_Pos (4U)
6147 #define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */
6148 #define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk
6149 #define GPIO_BRR_BR5_Pos (5U)
6150 #define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */
6151 #define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk
6152 #define GPIO_BRR_BR6_Pos (6U)
6153 #define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */
6154 #define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk
6155 #define GPIO_BRR_BR7_Pos (7U)
6156 #define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */
6157 #define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk
6158 #define GPIO_BRR_BR8_Pos (8U)
6159 #define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */
6160 #define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk
6161 #define GPIO_BRR_BR9_Pos (9U)
6162 #define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */
6163 #define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk
6164 #define GPIO_BRR_BR10_Pos (10U)
6165 #define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */
6166 #define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk
6167 #define GPIO_BRR_BR11_Pos (11U)
6168 #define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */
6169 #define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk
6170 #define GPIO_BRR_BR12_Pos (12U)
6171 #define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */
6172 #define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk
6173 #define GPIO_BRR_BR13_Pos (13U)
6174 #define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */
6175 #define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk
6176 #define GPIO_BRR_BR14_Pos (14U)
6177 #define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */
6178 #define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk
6179 #define GPIO_BRR_BR15_Pos (15U)
6180 #define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */
6181 #define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk
6182
6183 /* Legacy defines */
6184 #define GPIO_BRR_BR_0 GPIO_BRR_BR0
6185 #define GPIO_BRR_BR_1 GPIO_BRR_BR1
6186 #define GPIO_BRR_BR_2 GPIO_BRR_BR2
6187 #define GPIO_BRR_BR_3 GPIO_BRR_BR3
6188 #define GPIO_BRR_BR_4 GPIO_BRR_BR4
6189 #define GPIO_BRR_BR_5 GPIO_BRR_BR5
6190 #define GPIO_BRR_BR_6 GPIO_BRR_BR6
6191 #define GPIO_BRR_BR_7 GPIO_BRR_BR7
6192 #define GPIO_BRR_BR_8 GPIO_BRR_BR8
6193 #define GPIO_BRR_BR_9 GPIO_BRR_BR9
6194 #define GPIO_BRR_BR_10 GPIO_BRR_BR10
6195 #define GPIO_BRR_BR_11 GPIO_BRR_BR11
6196 #define GPIO_BRR_BR_12 GPIO_BRR_BR12
6197 #define GPIO_BRR_BR_13 GPIO_BRR_BR13
6198 #define GPIO_BRR_BR_14 GPIO_BRR_BR14
6199 #define GPIO_BRR_BR_15 GPIO_BRR_BR15
6200
6201
6202 /******************************************************************************/
6203 /* */
6204 /* Inter-integrated Circuit Interface (I2C) */
6205 /* */
6206 /******************************************************************************/
6207 /******************* Bit definition for I2C_CR1 register *******************/
6208 #define I2C_CR1_PE_Pos (0U)
6209 #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */
6210 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */
6211 #define I2C_CR1_TXIE_Pos (1U)
6212 #define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */
6213 #define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */
6214 #define I2C_CR1_RXIE_Pos (2U)
6215 #define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */
6216 #define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */
6217 #define I2C_CR1_ADDRIE_Pos (3U)
6218 #define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */
6219 #define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */
6220 #define I2C_CR1_NACKIE_Pos (4U)
6221 #define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */
6222 #define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */
6223 #define I2C_CR1_STOPIE_Pos (5U)
6224 #define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */
6225 #define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */
6226 #define I2C_CR1_TCIE_Pos (6U)
6227 #define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */
6228 #define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */
6229 #define I2C_CR1_ERRIE_Pos (7U)
6230 #define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */
6231 #define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */
6232 #define I2C_CR1_DNF_Pos (8U)
6233 #define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */
6234 #define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */
6235 #define I2C_CR1_ANFOFF_Pos (12U)
6236 #define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */
6237 #define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */
6238 #define I2C_CR1_SWRST_Pos (13U)
6239 #define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00002000 */
6240 #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software reset */
6241 #define I2C_CR1_TXDMAEN_Pos (14U)
6242 #define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */
6243 #define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */
6244 #define I2C_CR1_RXDMAEN_Pos (15U)
6245 #define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */
6246 #define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */
6247 #define I2C_CR1_SBC_Pos (16U)
6248 #define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */
6249 #define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */
6250 #define I2C_CR1_NOSTRETCH_Pos (17U)
6251 #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */
6252 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */
6253 #define I2C_CR1_WUPEN_Pos (18U)
6254 #define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */
6255 #define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */
6256 #define I2C_CR1_GCEN_Pos (19U)
6257 #define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */
6258 #define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */
6259 #define I2C_CR1_SMBHEN_Pos (20U)
6260 #define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */
6261 #define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */
6262 #define I2C_CR1_SMBDEN_Pos (21U)
6263 #define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */
6264 #define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */
6265 #define I2C_CR1_ALERTEN_Pos (22U)
6266 #define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */
6267 #define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */
6268 #define I2C_CR1_PECEN_Pos (23U)
6269 #define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */
6270 #define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */
6271
6272 /****************** Bit definition for I2C_CR2 register ********************/
6273 #define I2C_CR2_SADD_Pos (0U)
6274 #define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */
6275 #define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */
6276 #define I2C_CR2_RD_WRN_Pos (10U)
6277 #define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */
6278 #define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */
6279 #define I2C_CR2_ADD10_Pos (11U)
6280 #define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */
6281 #define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */
6282 #define I2C_CR2_HEAD10R_Pos (12U)
6283 #define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */
6284 #define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */
6285 #define I2C_CR2_START_Pos (13U)
6286 #define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */
6287 #define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */
6288 #define I2C_CR2_STOP_Pos (14U)
6289 #define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */
6290 #define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */
6291 #define I2C_CR2_NACK_Pos (15U)
6292 #define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */
6293 #define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */
6294 #define I2C_CR2_NBYTES_Pos (16U)
6295 #define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */
6296 #define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */
6297 #define I2C_CR2_RELOAD_Pos (24U)
6298 #define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */
6299 #define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */
6300 #define I2C_CR2_AUTOEND_Pos (25U)
6301 #define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */
6302 #define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */
6303 #define I2C_CR2_PECBYTE_Pos (26U)
6304 #define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */
6305 #define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */
6306
6307 /******************* Bit definition for I2C_OAR1 register ******************/
6308 #define I2C_OAR1_OA1_Pos (0U)
6309 #define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */
6310 #define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */
6311 #define I2C_OAR1_OA1MODE_Pos (10U)
6312 #define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */
6313 #define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
6314 #define I2C_OAR1_OA1EN_Pos (15U)
6315 #define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */
6316 #define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */
6317
6318 /******************* Bit definition for I2C_OAR2 register ******************/
6319 #define I2C_OAR2_OA2_Pos (1U)
6320 #define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */
6321 #define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */
6322 #define I2C_OAR2_OA2MSK_Pos (8U)
6323 #define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */
6324 #define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */
6325 #define I2C_OAR2_OA2NOMASK (0x00000000U) /*!< No mask */
6326 #define I2C_OAR2_OA2MASK01_Pos (8U)
6327 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
6328 #define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */
6329 #define I2C_OAR2_OA2MASK02_Pos (9U)
6330 #define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */
6331 #define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
6332 #define I2C_OAR2_OA2MASK03_Pos (8U)
6333 #define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */
6334 #define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
6335 #define I2C_OAR2_OA2MASK04_Pos (10U)
6336 #define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */
6337 #define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
6338 #define I2C_OAR2_OA2MASK05_Pos (8U)
6339 #define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */
6340 #define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
6341 #define I2C_OAR2_OA2MASK06_Pos (9U)
6342 #define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */
6343 #define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */
6344 #define I2C_OAR2_OA2MASK07_Pos (8U)
6345 #define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */
6346 #define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */
6347 #define I2C_OAR2_OA2EN_Pos (15U)
6348 #define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */
6349 #define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */
6350
6351 /******************* Bit definition for I2C_TIMINGR register *******************/
6352 #define I2C_TIMINGR_SCLL_Pos (0U)
6353 #define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */
6354 #define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */
6355 #define I2C_TIMINGR_SCLH_Pos (8U)
6356 #define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */
6357 #define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */
6358 #define I2C_TIMINGR_SDADEL_Pos (16U)
6359 #define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */
6360 #define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */
6361 #define I2C_TIMINGR_SCLDEL_Pos (20U)
6362 #define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */
6363 #define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */
6364 #define I2C_TIMINGR_PRESC_Pos (28U)
6365 #define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */
6366 #define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */
6367
6368 /******************* Bit definition for I2C_TIMEOUTR register *******************/
6369 #define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
6370 #define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */
6371 #define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */
6372 #define I2C_TIMEOUTR_TIDLE_Pos (12U)
6373 #define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */
6374 #define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */
6375 #define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
6376 #define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */
6377 #define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */
6378 #define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
6379 #define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */
6380 #define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B */
6381 #define I2C_TIMEOUTR_TEXTEN_Pos (31U)
6382 #define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */
6383 #define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */
6384
6385 /****************** Bit definition for I2C_ISR register *********************/
6386 #define I2C_ISR_TXE_Pos (0U)
6387 #define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */
6388 #define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */
6389 #define I2C_ISR_TXIS_Pos (1U)
6390 #define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */
6391 #define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */
6392 #define I2C_ISR_RXNE_Pos (2U)
6393 #define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */
6394 #define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */
6395 #define I2C_ISR_ADDR_Pos (3U)
6396 #define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */
6397 #define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode) */
6398 #define I2C_ISR_NACKF_Pos (4U)
6399 #define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */
6400 #define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */
6401 #define I2C_ISR_STOPF_Pos (5U)
6402 #define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */
6403 #define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */
6404 #define I2C_ISR_TC_Pos (6U)
6405 #define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */
6406 #define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */
6407 #define I2C_ISR_TCR_Pos (7U)
6408 #define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */
6409 #define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */
6410 #define I2C_ISR_BERR_Pos (8U)
6411 #define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */
6412 #define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */
6413 #define I2C_ISR_ARLO_Pos (9U)
6414 #define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */
6415 #define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */
6416 #define I2C_ISR_OVR_Pos (10U)
6417 #define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */
6418 #define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */
6419 #define I2C_ISR_PECERR_Pos (11U)
6420 #define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */
6421 #define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */
6422 #define I2C_ISR_TIMEOUT_Pos (12U)
6423 #define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */
6424 #define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */
6425 #define I2C_ISR_ALERT_Pos (13U)
6426 #define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */
6427 #define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */
6428 #define I2C_ISR_BUSY_Pos (15U)
6429 #define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */
6430 #define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */
6431 #define I2C_ISR_DIR_Pos (16U)
6432 #define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */
6433 #define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */
6434 #define I2C_ISR_ADDCODE_Pos (17U)
6435 #define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */
6436 #define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */
6437
6438 /****************** Bit definition for I2C_ICR register *********************/
6439 #define I2C_ICR_ADDRCF_Pos (3U)
6440 #define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */
6441 #define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */
6442 #define I2C_ICR_NACKCF_Pos (4U)
6443 #define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */
6444 #define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */
6445 #define I2C_ICR_STOPCF_Pos (5U)
6446 #define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */
6447 #define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */
6448 #define I2C_ICR_BERRCF_Pos (8U)
6449 #define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */
6450 #define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */
6451 #define I2C_ICR_ARLOCF_Pos (9U)
6452 #define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */
6453 #define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */
6454 #define I2C_ICR_OVRCF_Pos (10U)
6455 #define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */
6456 #define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */
6457 #define I2C_ICR_PECCF_Pos (11U)
6458 #define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */
6459 #define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */
6460 #define I2C_ICR_TIMOUTCF_Pos (12U)
6461 #define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */
6462 #define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */
6463 #define I2C_ICR_ALERTCF_Pos (13U)
6464 #define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */
6465 #define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */
6466
6467 /****************** Bit definition for I2C_PECR register *********************/
6468 #define I2C_PECR_PEC_Pos (0U)
6469 #define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */
6470 #define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */
6471
6472 /****************** Bit definition for I2C_RXDR register *********************/
6473 #define I2C_RXDR_RXDATA_Pos (0U)
6474 #define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */
6475 #define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */
6476
6477 /****************** Bit definition for I2C_TXDR register *********************/
6478 #define I2C_TXDR_TXDATA_Pos (0U)
6479 #define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */
6480 #define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */
6481
6482 /******************************************************************************/
6483 /* */
6484 /* Independent WATCHDOG */
6485 /* */
6486 /******************************************************************************/
6487 /******************* Bit definition for IWDG_KR register ********************/
6488 #define IWDG_KR_KEY_Pos (0U)
6489 #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
6490 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */
6491
6492 /******************* Bit definition for IWDG_PR register ********************/
6493 #define IWDG_PR_PR_Pos (0U)
6494 #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */
6495 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */
6496 #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x00000001 */
6497 #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x00000002 */
6498 #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x00000004 */
6499
6500 /******************* Bit definition for IWDG_RLR register *******************/
6501 #define IWDG_RLR_RL_Pos (0U)
6502 #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
6503 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */
6504
6505 /******************* Bit definition for IWDG_SR register ********************/
6506 #define IWDG_SR_PVU_Pos (0U)
6507 #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
6508 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */
6509 #define IWDG_SR_RVU_Pos (1U)
6510 #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
6511 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */
6512 #define IWDG_SR_WVU_Pos (2U)
6513 #define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) /*!< 0x00000004 */
6514 #define IWDG_SR_WVU IWDG_SR_WVU_Msk /*!< Watchdog counter window value update */
6515
6516 /******************* Bit definition for IWDG_KR register ********************/
6517 #define IWDG_WINR_WIN_Pos (0U)
6518 #define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) /*!< 0x00000FFF */
6519 #define IWDG_WINR_WIN IWDG_WINR_WIN_Msk /*!< Watchdog counter window value */
6520
6521 /******************************************************************************/
6522 /* */
6523 /* Operational Amplifier (OPAMP) */
6524 /* */
6525 /******************************************************************************/
6526 /********************* Bit definition for OPAMPx_CSR register ***************/
6527 #define OPAMP_CSR_OPAMPxEN_Pos (0U)
6528 #define OPAMP_CSR_OPAMPxEN_Msk (0x1UL << OPAMP_CSR_OPAMPxEN_Pos) /*!< 0x00000001 */
6529 #define OPAMP_CSR_OPAMPxEN OPAMP_CSR_OPAMPxEN_Msk /*!< OPAMP enable */
6530 #define OPAMP_CSR_FORCEVP_Pos (1U)
6531 #define OPAMP_CSR_FORCEVP_Msk (0x1UL << OPAMP_CSR_FORCEVP_Pos) /*!< 0x00000002 */
6532 #define OPAMP_CSR_FORCEVP OPAMP_CSR_FORCEVP_Msk /*!< Connect the internal references to the plus input of the OPAMPX */
6533 #define OPAMP_CSR_VPSEL_Pos (2U)
6534 #define OPAMP_CSR_VPSEL_Msk (0x3UL << OPAMP_CSR_VPSEL_Pos) /*!< 0x0000000C */
6535 #define OPAMP_CSR_VPSEL OPAMP_CSR_VPSEL_Msk /*!< Non inverting input selection */
6536 #define OPAMP_CSR_VPSEL_0 (0x1UL << OPAMP_CSR_VPSEL_Pos) /*!< 0x00000004 */
6537 #define OPAMP_CSR_VPSEL_1 (0x2UL << OPAMP_CSR_VPSEL_Pos) /*!< 0x00000008 */
6538 #define OPAMP_CSR_USERTRIM_Pos (4U)
6539 #define OPAMP_CSR_USERTRIM_Msk (0x1UL << OPAMP_CSR_USERTRIM_Pos) /*!< 0x00000010 */
6540 #define OPAMP_CSR_USERTRIM OPAMP_CSR_USERTRIM_Msk /*!< User trimming enable */
6541 #define OPAMP_CSR_VMSEL_Pos (5U)
6542 #define OPAMP_CSR_VMSEL_Msk (0x3UL << OPAMP_CSR_VMSEL_Pos) /*!< 0x00000060 */
6543 #define OPAMP_CSR_VMSEL OPAMP_CSR_VMSEL_Msk /*!< Inverting input selection */
6544 #define OPAMP_CSR_VMSEL_0 (0x1UL << OPAMP_CSR_VMSEL_Pos) /*!< 0x00000020 */
6545 #define OPAMP_CSR_VMSEL_1 (0x2UL << OPAMP_CSR_VMSEL_Pos) /*!< 0x00000040 */
6546 #define OPAMP_CSR_HIGHSPEEDEN_Pos (7U)
6547 #define OPAMP_CSR_HIGHSPEEDEN_Msk (0x1UL << OPAMP_CSR_HIGHSPEEDEN_Pos) /*!< 0x00000080 */
6548 #define OPAMP_CSR_HIGHSPEEDEN OPAMP_CSR_HIGHSPEEDEN_Msk /*!< High speed mode enable */
6549 #define OPAMP_CSR_OPAMPINTEN_Pos (8U)
6550 #define OPAMP_CSR_OPAMPINTEN_Msk (0x1UL << OPAMP_CSR_OPAMPINTEN_Pos) /*!< 0x00000100 */
6551 #define OPAMP_CSR_OPAMPINTEN OPAMP_CSR_OPAMPINTEN_Msk /*!< Internal output enable */
6552 #define OPAMP_CSR_CALON_Pos (11U)
6553 #define OPAMP_CSR_CALON_Msk (0x1UL << OPAMP_CSR_CALON_Pos) /*!< 0x00000800 */
6554 #define OPAMP_CSR_CALON OPAMP_CSR_CALON_Msk /*!< Calibration mode enable */
6555 #define OPAMP_CSR_CALSEL_Pos (12U)
6556 #define OPAMP_CSR_CALSEL_Msk (0x3UL << OPAMP_CSR_CALSEL_Pos) /*!< 0x00003000 */
6557 #define OPAMP_CSR_CALSEL OPAMP_CSR_CALSEL_Msk /*!< Calibration selection */
6558 #define OPAMP_CSR_CALSEL_0 (0x1UL << OPAMP_CSR_CALSEL_Pos) /*!< 0x00001000 */
6559 #define OPAMP_CSR_CALSEL_1 (0x2UL << OPAMP_CSR_CALSEL_Pos) /*!< 0x00002000 */
6560 #define OPAMP_CSR_PGGAIN_Pos (14U)
6561 #define OPAMP_CSR_PGGAIN_Msk (0x1FUL << OPAMP_CSR_PGGAIN_Pos) /*!< 0x0007C000 */
6562 #define OPAMP_CSR_PGGAIN OPAMP_CSR_PGGAIN_Msk /*!< Gain in PGA mode */
6563 #define OPAMP_CSR_PGGAIN_0 (0x1UL << OPAMP_CSR_PGGAIN_Pos) /*!< 0x00004000 */
6564 #define OPAMP_CSR_PGGAIN_1 (0x2UL << OPAMP_CSR_PGGAIN_Pos) /*!< 0x00008000 */
6565 #define OPAMP_CSR_PGGAIN_2 (0x4UL << OPAMP_CSR_PGGAIN_Pos) /*!< 0x00010000 */
6566 #define OPAMP_CSR_PGGAIN_3 (0x8UL << OPAMP_CSR_PGGAIN_Pos) /*!< 0x00020000 */
6567 #define OPAMP_CSR_PGGAIN_4 (0x10UL << OPAMP_CSR_PGGAIN_Pos) /*!< 0x00040000 */
6568 #define OPAMP_CSR_TRIMOFFSETP_Pos (19U)
6569 #define OPAMP_CSR_TRIMOFFSETP_Msk (0x1FUL << OPAMP_CSR_TRIMOFFSETP_Pos) /*!< 0x00F80000 */
6570 #define OPAMP_CSR_TRIMOFFSETP OPAMP_CSR_TRIMOFFSETP_Msk /*!< Offset trimming value (PMOS) */
6571 #define OPAMP_CSR_TRIMOFFSETN_Pos (24U)
6572 #define OPAMP_CSR_TRIMOFFSETN_Msk (0x1FUL << OPAMP_CSR_TRIMOFFSETN_Pos) /*!< 0x1F000000 */
6573 #define OPAMP_CSR_TRIMOFFSETN OPAMP_CSR_TRIMOFFSETN_Msk /*!< Offset trimming value (NMOS) */
6574 #define OPAMP_CSR_OUTCAL_Pos (30U)
6575 #define OPAMP_CSR_OUTCAL_Msk (0x1UL << OPAMP_CSR_OUTCAL_Pos) /*!< 0x40000000 */
6576 #define OPAMP_CSR_OUTCAL OPAMP_CSR_OUTCAL_Msk /*!< OPAMP ouput status flag */
6577 #define OPAMP_CSR_LOCK_Pos (31U)
6578 #define OPAMP_CSR_LOCK_Msk (0x1UL << OPAMP_CSR_LOCK_Pos) /*!< 0x80000000 */
6579 #define OPAMP_CSR_LOCK OPAMP_CSR_LOCK_Msk /*!< OPAMP control/status register lock */
6580
6581 /********************* Bit definition for OPAMPx_TCMR register ***************/
6582
6583 #define OPAMP_TCMR_VMSSEL_Pos (0U)
6584 #define OPAMP_TCMR_VMSSEL_Msk (0x1UL << OPAMP_TCMR_VMSSEL_Pos) /*!< 0x00000001 */
6585 #define OPAMP_TCMR_VMSSEL OPAMP_TCMR_VMSSEL_Msk /*!< Secondary inverting input selection */
6586 #define OPAMP_TCMR_VPSSEL_Pos (1U)
6587 #define OPAMP_TCMR_VPSSEL_Msk (0x3UL << OPAMP_TCMR_VPSSEL_Pos) /*!< 0x00000006 */
6588 #define OPAMP_TCMR_VPSSEL OPAMP_TCMR_VPSSEL_Msk /*!< Secondary non inverting input selection */
6589 #define OPAMP_TCMR_VPSSEL_0 (0x1UL << OPAMP_TCMR_VPSSEL_Pos) /*!< 0x00000002 */
6590 #define OPAMP_TCMR_VPSSEL_1 (0x2UL << OPAMP_TCMR_VPSSEL_Pos) /*!< 0x00000004 */
6591 #define OPAMP_TCMR_T1CMEN_Pos (3U)
6592 #define OPAMP_TCMR_T1CMEN_Msk (0x1UL << OPAMP_TCMR_T1CMEN_Pos) /*!< 0x00000008 */
6593 #define OPAMP_TCMR_T1CMEN OPAMP_TCMR_T1CMEN_Msk /*!< Timer 1 controlled mux mode enable */
6594 #define OPAMP_TCMR_T8CMEN_Pos (4U)
6595 #define OPAMP_TCMR_T8CMEN_Msk (0x1UL << OPAMP_TCMR_T8CMEN_Pos) /*!< 0x00000010 */
6596 #define OPAMP_TCMR_T8CMEN OPAMP_TCMR_T8CMEN_Msk /*!< Timer 8 controlled mux mode enable */
6597 #define OPAMP_TCMR_T20CMEN_Pos (5U)
6598 #define OPAMP_TCMR_T20CMEN_Msk (0x1UL << OPAMP_TCMR_T20CMEN_Pos) /*!< 0x00000020 */
6599 #define OPAMP_TCMR_T20CMEN OPAMP_TCMR_T20CMEN_Msk /*!< Timer 20 controlled mux mode enable */
6600 #define OPAMP_TCMR_LOCK_Pos (31U)
6601 #define OPAMP_TCMR_LOCK_Msk (0x1UL << OPAMP_TCMR_LOCK_Pos) /*!< 0x80000000 */
6602 #define OPAMP_TCMR_LOCK OPAMP_TCMR_LOCK_Msk /*!< OPAMP SW control register lock */
6603
6604
6605 /******************************************************************************/
6606 /* */
6607 /* Power Control */
6608 /* */
6609 /******************************************************************************/
6610
6611 /******************** Bit definition for PWR_CR1 register ********************/
6612
6613 #define PWR_CR1_LPR_Pos (14U)
6614 #define PWR_CR1_LPR_Msk (0x1UL << PWR_CR1_LPR_Pos) /*!< 0x00004000 */
6615 #define PWR_CR1_LPR PWR_CR1_LPR_Msk /*!< Regulator low-power mode */
6616 #define PWR_CR1_VOS_Pos (9U)
6617 #define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos) /*!< 0x00000600 */
6618 #define PWR_CR1_VOS PWR_CR1_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
6619 #define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos) /*!< 0x00000200 */
6620 #define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos) /*!< 0x00000400 */
6621 #define PWR_CR1_DBP_Pos (8U)
6622 #define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos) /*!< 0x00000100 */
6623 #define PWR_CR1_DBP PWR_CR1_DBP_Msk /*!< Disable Back-up domain Protection */
6624 #define PWR_CR1_LPMS_Pos (0U)
6625 #define PWR_CR1_LPMS_Msk (0x7UL << PWR_CR1_LPMS_Pos) /*!< 0x00000007 */
6626 #define PWR_CR1_LPMS PWR_CR1_LPMS_Msk /*!< Low-power mode selection field */
6627 #define PWR_CR1_LPMS_STOP0 (0x00000000U) /*!< Stop 0 mode */
6628 #define PWR_CR1_LPMS_STOP1_Pos (0U)
6629 #define PWR_CR1_LPMS_STOP1_Msk (0x1UL << PWR_CR1_LPMS_STOP1_Pos) /*!< 0x00000001 */
6630 #define PWR_CR1_LPMS_STOP1 PWR_CR1_LPMS_STOP1_Msk /*!< Stop 1 mode */
6631 #define PWR_CR1_LPMS_STANDBY_Pos (0U)
6632 #define PWR_CR1_LPMS_STANDBY_Msk (0x3UL << PWR_CR1_LPMS_STANDBY_Pos) /*!< 0x00000003 */
6633 #define PWR_CR1_LPMS_STANDBY PWR_CR1_LPMS_STANDBY_Msk /*!< Stand-by mode */
6634 #define PWR_CR1_LPMS_SHUTDOWN_Pos (2U)
6635 #define PWR_CR1_LPMS_SHUTDOWN_Msk (0x1UL << PWR_CR1_LPMS_SHUTDOWN_Pos) /*!< 0x00000004 */
6636 #define PWR_CR1_LPMS_SHUTDOWN PWR_CR1_LPMS_SHUTDOWN_Msk /*!< Shut-down mode */
6637
6638
6639 /******************** Bit definition for PWR_CR2 register ********************/
6640
6641 /*!< PVME Peripheral Voltage Monitor Enable */
6642 #define PWR_CR2_PVME_Pos (4U)
6643 #define PWR_CR2_PVME_Msk (0xFUL << PWR_CR2_PVME_Pos) /*!< 0x000000F0 */
6644 #define PWR_CR2_PVME PWR_CR2_PVME_Msk /*!< PVM bits field */
6645 #define PWR_CR2_PVME4_Pos (7U)
6646 #define PWR_CR2_PVME4_Msk (0x1UL << PWR_CR2_PVME4_Pos) /*!< 0x00000080 */
6647 #define PWR_CR2_PVME4 PWR_CR2_PVME4_Msk /*!< PVM 4 Enable */
6648 #define PWR_CR2_PVME3_Pos (6U)
6649 #define PWR_CR2_PVME3_Msk (0x1UL << PWR_CR2_PVME3_Pos) /*!< 0x00000040 */
6650 #define PWR_CR2_PVME3 PWR_CR2_PVME3_Msk /*!< PVM 3 Enable */
6651 #define PWR_CR2_PVME2_Pos (5U)
6652 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
6653 #define PWR_CR2_PVME2 PWR_CR2_PVME2_Msk /*!< PVM 2 Enable */
6654 #define PWR_CR2_PVME1_Pos (4U)
6655 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
6656 #define PWR_CR2_PVME1 PWR_CR2_PVME1_Msk /*!< PVM 1 Enable */
6657
6658 /*!< PVD level configuration */
6659 #define PWR_CR2_PLS_Pos (1U)
6660 #define PWR_CR2_PLS_Msk (0x7UL << PWR_CR2_PLS_Pos) /*!< 0x0000000E */
6661 #define PWR_CR2_PLS PWR_CR2_PLS_Msk /*!< PVD level selection */
6662 #define PWR_CR2_PLS_LEV0 (0x00000000U) /*!< PVD level 0 */
6663 #define PWR_CR2_PLS_LEV1_Pos (1U)
6664 #define PWR_CR2_PLS_LEV1_Msk (0x1UL << PWR_CR2_PLS_LEV1_Pos) /*!< 0x00000002 */
6665 #define PWR_CR2_PLS_LEV1 PWR_CR2_PLS_LEV1_Msk /*!< PVD level 1 */
6666 #define PWR_CR2_PLS_LEV2_Pos (2U)
6667 #define PWR_CR2_PLS_LEV2_Msk (0x1UL << PWR_CR2_PLS_LEV2_Pos) /*!< 0x00000004 */
6668 #define PWR_CR2_PLS_LEV2 PWR_CR2_PLS_LEV2_Msk /*!< PVD level 2 */
6669 #define PWR_CR2_PLS_LEV3_Pos (1U)
6670 #define PWR_CR2_PLS_LEV3_Msk (0x3UL << PWR_CR2_PLS_LEV3_Pos) /*!< 0x00000006 */
6671 #define PWR_CR2_PLS_LEV3 PWR_CR2_PLS_LEV3_Msk /*!< PVD level 3 */
6672 #define PWR_CR2_PLS_LEV4_Pos (3U)
6673 #define PWR_CR2_PLS_LEV4_Msk (0x1UL << PWR_CR2_PLS_LEV4_Pos) /*!< 0x00000008 */
6674 #define PWR_CR2_PLS_LEV4 PWR_CR2_PLS_LEV4_Msk /*!< PVD level 4 */
6675 #define PWR_CR2_PLS_LEV5_Pos (1U)
6676 #define PWR_CR2_PLS_LEV5_Msk (0x5UL << PWR_CR2_PLS_LEV5_Pos) /*!< 0x0000000A */
6677 #define PWR_CR2_PLS_LEV5 PWR_CR2_PLS_LEV5_Msk /*!< PVD level 5 */
6678 #define PWR_CR2_PLS_LEV6_Pos (2U)
6679 #define PWR_CR2_PLS_LEV6_Msk (0x3UL << PWR_CR2_PLS_LEV6_Pos) /*!< 0x0000000C */
6680 #define PWR_CR2_PLS_LEV6 PWR_CR2_PLS_LEV6_Msk /*!< PVD level 6 */
6681 #define PWR_CR2_PLS_LEV7_Pos (1U)
6682 #define PWR_CR2_PLS_LEV7_Msk (0x7UL << PWR_CR2_PLS_LEV7_Pos) /*!< 0x0000000E */
6683 #define PWR_CR2_PLS_LEV7 PWR_CR2_PLS_LEV7_Msk /*!< PVD level 7 */
6684 #define PWR_CR2_PVDE_Pos (0U)
6685 #define PWR_CR2_PVDE_Msk (0x1UL << PWR_CR2_PVDE_Pos) /*!< 0x00000001 */
6686 #define PWR_CR2_PVDE PWR_CR2_PVDE_Msk /*!< Power Voltage Detector Enable */
6687
6688 /******************** Bit definition for PWR_CR3 register ********************/
6689 #define PWR_CR3_EIWF_Pos (15U)
6690 #define PWR_CR3_EIWF_Msk (0x1UL << PWR_CR3_EIWF_Pos) /*!< 0x00008000 */
6691 #define PWR_CR3_EIWF PWR_CR3_EIWF_Msk /*!< Enable Internal Wake-up line */
6692 #define PWR_CR3_UCPD_DBDIS_Pos (14U)
6693 #define PWR_CR3_UCPD_DBDIS_Msk (0x1UL << PWR_CR3_UCPD_DBDIS_Pos) /*!< 0x00004000 */
6694 #define PWR_CR3_UCPD_DBDIS PWR_CR3_UCPD_DBDIS_Msk /*!< USB Type-C and Power Delivery Dead Battery disable. */
6695 #define PWR_CR3_UCPD_STDBY_Pos (13U)
6696 #define PWR_CR3_UCPD_STDBY_Msk (0x1UL << PWR_CR3_UCPD_STDBY_Pos) /*!< 0x00002000 */
6697 #define PWR_CR3_UCPD_STDBY PWR_CR3_UCPD_STDBY_Msk /*!< USB Type-C and Power Delivery standby mode. */
6698 #define PWR_CR3_APC_Pos (10U)
6699 #define PWR_CR3_APC_Msk (0x1UL << PWR_CR3_APC_Pos) /*!< 0x00000400 */
6700 #define PWR_CR3_APC PWR_CR3_APC_Msk /*!< Apply pull-up and pull-down configuration */
6701 #define PWR_CR3_RRS_Pos (8U)
6702 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
6703 #define PWR_CR3_RRS PWR_CR3_RRS_Msk /*!< SRAM2 Retention in Stand-by mode */
6704 #define PWR_CR3_EWUP5_Pos (4U)
6705 #define PWR_CR3_EWUP5_Msk (0x1UL << PWR_CR3_EWUP5_Pos) /*!< 0x00000010 */
6706 #define PWR_CR3_EWUP5 PWR_CR3_EWUP5_Msk /*!< Enable Wake-Up Pin 5 */
6707 #define PWR_CR3_EWUP4_Pos (3U)
6708 #define PWR_CR3_EWUP4_Msk (0x1UL << PWR_CR3_EWUP4_Pos) /*!< 0x00000008 */
6709 #define PWR_CR3_EWUP4 PWR_CR3_EWUP4_Msk /*!< Enable Wake-Up Pin 4 */
6710 #define PWR_CR3_EWUP3_Pos (2U)
6711 #define PWR_CR3_EWUP3_Msk (0x1UL << PWR_CR3_EWUP3_Pos) /*!< 0x00000004 */
6712 #define PWR_CR3_EWUP3 PWR_CR3_EWUP3_Msk /*!< Enable Wake-Up Pin 3 */
6713 #define PWR_CR3_EWUP2_Pos (1U)
6714 #define PWR_CR3_EWUP2_Msk (0x1UL << PWR_CR3_EWUP2_Pos) /*!< 0x00000002 */
6715 #define PWR_CR3_EWUP2 PWR_CR3_EWUP2_Msk /*!< Enable Wake-Up Pin 2 */
6716 #define PWR_CR3_EWUP1_Pos (0U)
6717 #define PWR_CR3_EWUP1_Msk (0x1UL << PWR_CR3_EWUP1_Pos) /*!< 0x00000001 */
6718 #define PWR_CR3_EWUP1 PWR_CR3_EWUP1_Msk /*!< Enable Wake-Up Pin 1 */
6719 #define PWR_CR3_EWUP_Pos (0U)
6720 #define PWR_CR3_EWUP_Msk (0x1FUL << PWR_CR3_EWUP_Pos) /*!< 0x0000001F */
6721 #define PWR_CR3_EWUP PWR_CR3_EWUP_Msk /*!< Enable Wake-Up Pins */
6722
6723 /******************** Bit definition for PWR_CR4 register ********************/
6724 #define PWR_CR4_VBRS_Pos (9U)
6725 #define PWR_CR4_VBRS_Msk (0x1UL << PWR_CR4_VBRS_Pos) /*!< 0x00000200 */
6726 #define PWR_CR4_VBRS PWR_CR4_VBRS_Msk /*!< VBAT Battery charging Resistor Selection */
6727 #define PWR_CR4_VBE_Pos (8U)
6728 #define PWR_CR4_VBE_Msk (0x1UL << PWR_CR4_VBE_Pos) /*!< 0x00000100 */
6729 #define PWR_CR4_VBE PWR_CR4_VBE_Msk /*!< VBAT Battery charging Enable */
6730 #define PWR_CR4_WP5_Pos (4U)
6731 #define PWR_CR4_WP5_Msk (0x1UL << PWR_CR4_WP5_Pos) /*!< 0x00000010 */
6732 #define PWR_CR4_WP5 PWR_CR4_WP5_Msk /*!< Wake-Up Pin 5 polarity */
6733 #define PWR_CR4_WP4_Pos (3U)
6734 #define PWR_CR4_WP4_Msk (0x1UL << PWR_CR4_WP4_Pos) /*!< 0x00000008 */
6735 #define PWR_CR4_WP4 PWR_CR4_WP4_Msk /*!< Wake-Up Pin 4 polarity */
6736 #define PWR_CR4_WP3_Pos (2U)
6737 #define PWR_CR4_WP3_Msk (0x1UL << PWR_CR4_WP3_Pos) /*!< 0x00000004 */
6738 #define PWR_CR4_WP3 PWR_CR4_WP3_Msk /*!< Wake-Up Pin 3 polarity */
6739 #define PWR_CR4_WP2_Pos (1U)
6740 #define PWR_CR4_WP2_Msk (0x1UL << PWR_CR4_WP2_Pos) /*!< 0x00000002 */
6741 #define PWR_CR4_WP2 PWR_CR4_WP2_Msk /*!< Wake-Up Pin 2 polarity */
6742 #define PWR_CR4_WP1_Pos (0U)
6743 #define PWR_CR4_WP1_Msk (0x1UL << PWR_CR4_WP1_Pos) /*!< 0x00000001 */
6744 #define PWR_CR4_WP1 PWR_CR4_WP1_Msk /*!< Wake-Up Pin 1 polarity */
6745
6746 /******************** Bit definition for PWR_SR1 register ********************/
6747 #define PWR_SR1_WUFI_Pos (15U)
6748 #define PWR_SR1_WUFI_Msk (0x1UL << PWR_SR1_WUFI_Pos) /*!< 0x00008000 */
6749 #define PWR_SR1_WUFI PWR_SR1_WUFI_Msk /*!< Wake-Up Flag Internal */
6750 #define PWR_SR1_SBF_Pos (8U)
6751 #define PWR_SR1_SBF_Msk (0x1UL << PWR_SR1_SBF_Pos) /*!< 0x00000100 */
6752 #define PWR_SR1_SBF PWR_SR1_SBF_Msk /*!< Stand-By Flag */
6753 #define PWR_SR1_WUF_Pos (0U)
6754 #define PWR_SR1_WUF_Msk (0x1FUL << PWR_SR1_WUF_Pos) /*!< 0x0000001F */
6755 #define PWR_SR1_WUF PWR_SR1_WUF_Msk /*!< Wake-up Flags */
6756 #define PWR_SR1_WUF5_Pos (4U)
6757 #define PWR_SR1_WUF5_Msk (0x1UL << PWR_SR1_WUF5_Pos) /*!< 0x00000010 */
6758 #define PWR_SR1_WUF5 PWR_SR1_WUF5_Msk /*!< Wake-up Flag 5 */
6759 #define PWR_SR1_WUF4_Pos (3U)
6760 #define PWR_SR1_WUF4_Msk (0x1UL << PWR_SR1_WUF4_Pos) /*!< 0x00000008 */
6761 #define PWR_SR1_WUF4 PWR_SR1_WUF4_Msk /*!< Wake-up Flag 4 */
6762 #define PWR_SR1_WUF3_Pos (2U)
6763 #define PWR_SR1_WUF3_Msk (0x1UL << PWR_SR1_WUF3_Pos) /*!< 0x00000004 */
6764 #define PWR_SR1_WUF3 PWR_SR1_WUF3_Msk /*!< Wake-up Flag 3 */
6765 #define PWR_SR1_WUF2_Pos (1U)
6766 #define PWR_SR1_WUF2_Msk (0x1UL << PWR_SR1_WUF2_Pos) /*!< 0x00000002 */
6767 #define PWR_SR1_WUF2 PWR_SR1_WUF2_Msk /*!< Wake-up Flag 2 */
6768 #define PWR_SR1_WUF1_Pos (0U)
6769 #define PWR_SR1_WUF1_Msk (0x1UL << PWR_SR1_WUF1_Pos) /*!< 0x00000001 */
6770 #define PWR_SR1_WUF1 PWR_SR1_WUF1_Msk /*!< Wake-up Flag 1 */
6771
6772 /******************** Bit definition for PWR_SR2 register ********************/
6773 #define PWR_SR2_PVMO4_Pos (15U)
6774 #define PWR_SR2_PVMO4_Msk (0x1UL << PWR_SR2_PVMO4_Pos) /*!< 0x00008000 */
6775 #define PWR_SR2_PVMO4 PWR_SR2_PVMO4_Msk /*!< Peripheral Voltage Monitoring Output 4 */
6776 #define PWR_SR2_PVMO3_Pos (14U)
6777 #define PWR_SR2_PVMO3_Msk (0x1UL << PWR_SR2_PVMO3_Pos) /*!< 0x00004000 */
6778 #define PWR_SR2_PVMO3 PWR_SR2_PVMO3_Msk /*!< Peripheral Voltage Monitoring Output 3 */
6779 #define PWR_SR2_PVMO2_Pos (13U)
6780 #define PWR_SR2_PVMO2_Msk (0x1UL << PWR_SR2_PVMO2_Pos) /*!< 0x00002000 */
6781 #define PWR_SR2_PVMO2 PWR_SR2_PVMO2_Msk /*!< Peripheral Voltage Monitoring Output 2 */
6782 #define PWR_SR2_PVMO1_Pos (12U)
6783 #define PWR_SR2_PVMO1_Msk (0x1UL << PWR_SR2_PVMO1_Pos) /*!< 0x00001000 */
6784 #define PWR_SR2_PVMO1 PWR_SR2_PVMO1_Msk /*!< Peripheral Voltage Monitoring Output 1 */
6785 #define PWR_SR2_PVDO_Pos (11U)
6786 #define PWR_SR2_PVDO_Msk (0x1UL << PWR_SR2_PVDO_Pos) /*!< 0x00000800 */
6787 #define PWR_SR2_PVDO PWR_SR2_PVDO_Msk /*!< Power Voltage Detector Output */
6788 #define PWR_SR2_VOSF_Pos (10U)
6789 #define PWR_SR2_VOSF_Msk (0x1UL << PWR_SR2_VOSF_Pos) /*!< 0x00000400 */
6790 #define PWR_SR2_VOSF PWR_SR2_VOSF_Msk /*!< Voltage Scaling Flag */
6791 #define PWR_SR2_REGLPF_Pos (9U)
6792 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
6793 #define PWR_SR2_REGLPF PWR_SR2_REGLPF_Msk /*!< Low-power Regulator Flag */
6794 #define PWR_SR2_REGLPS_Pos (8U)
6795 #define PWR_SR2_REGLPS_Msk (0x1UL << PWR_SR2_REGLPS_Pos) /*!< 0x00000100 */
6796 #define PWR_SR2_REGLPS PWR_SR2_REGLPS_Msk /*!< Low-power Regulator Started */
6797
6798 /******************** Bit definition for PWR_SCR register ********************/
6799 #define PWR_SCR_CSBF_Pos (8U)
6800 #define PWR_SCR_CSBF_Msk (0x1UL << PWR_SCR_CSBF_Pos) /*!< 0x00000100 */
6801 #define PWR_SCR_CSBF PWR_SCR_CSBF_Msk /*!< Clear Stand-By Flag */
6802 #define PWR_SCR_CWUF_Pos (0U)
6803 #define PWR_SCR_CWUF_Msk (0x1FUL << PWR_SCR_CWUF_Pos) /*!< 0x0000001F */
6804 #define PWR_SCR_CWUF PWR_SCR_CWUF_Msk /*!< Clear Wake-up Flags */
6805 #define PWR_SCR_CWUF5_Pos (4U)
6806 #define PWR_SCR_CWUF5_Msk (0x1UL << PWR_SCR_CWUF5_Pos) /*!< 0x00000010 */
6807 #define PWR_SCR_CWUF5 PWR_SCR_CWUF5_Msk /*!< Clear Wake-up Flag 5 */
6808 #define PWR_SCR_CWUF4_Pos (3U)
6809 #define PWR_SCR_CWUF4_Msk (0x1UL << PWR_SCR_CWUF4_Pos) /*!< 0x00000008 */
6810 #define PWR_SCR_CWUF4 PWR_SCR_CWUF4_Msk /*!< Clear Wake-up Flag 4 */
6811 #define PWR_SCR_CWUF3_Pos (2U)
6812 #define PWR_SCR_CWUF3_Msk (0x1UL << PWR_SCR_CWUF3_Pos) /*!< 0x00000004 */
6813 #define PWR_SCR_CWUF3 PWR_SCR_CWUF3_Msk /*!< Clear Wake-up Flag 3 */
6814 #define PWR_SCR_CWUF2_Pos (1U)
6815 #define PWR_SCR_CWUF2_Msk (0x1UL << PWR_SCR_CWUF2_Pos) /*!< 0x00000002 */
6816 #define PWR_SCR_CWUF2 PWR_SCR_CWUF2_Msk /*!< Clear Wake-up Flag 2 */
6817 #define PWR_SCR_CWUF1_Pos (0U)
6818 #define PWR_SCR_CWUF1_Msk (0x1UL << PWR_SCR_CWUF1_Pos) /*!< 0x00000001 */
6819 #define PWR_SCR_CWUF1 PWR_SCR_CWUF1_Msk /*!< Clear Wake-up Flag 1 */
6820
6821 /******************** Bit definition for PWR_PUCRA register ********************/
6822 #define PWR_PUCRA_PA15_Pos (15U)
6823 #define PWR_PUCRA_PA15_Msk (0x1UL << PWR_PUCRA_PA15_Pos) /*!< 0x00008000 */
6824 #define PWR_PUCRA_PA15 PWR_PUCRA_PA15_Msk /*!< Port PA15 Pull-Up set */
6825 #define PWR_PUCRA_PA13_Pos (13U)
6826 #define PWR_PUCRA_PA13_Msk (0x1UL << PWR_PUCRA_PA13_Pos) /*!< 0x00002000 */
6827 #define PWR_PUCRA_PA13 PWR_PUCRA_PA13_Msk /*!< Port PA13 Pull-Up set */
6828 #define PWR_PUCRA_PA12_Pos (12U)
6829 #define PWR_PUCRA_PA12_Msk (0x1UL << PWR_PUCRA_PA12_Pos) /*!< 0x00001000 */
6830 #define PWR_PUCRA_PA12 PWR_PUCRA_PA12_Msk /*!< Port PA12 Pull-Up set */
6831 #define PWR_PUCRA_PA11_Pos (11U)
6832 #define PWR_PUCRA_PA11_Msk (0x1UL << PWR_PUCRA_PA11_Pos) /*!< 0x00000800 */
6833 #define PWR_PUCRA_PA11 PWR_PUCRA_PA11_Msk /*!< Port PA11 Pull-Up set */
6834 #define PWR_PUCRA_PA10_Pos (10U)
6835 #define PWR_PUCRA_PA10_Msk (0x1UL << PWR_PUCRA_PA10_Pos) /*!< 0x00000400 */
6836 #define PWR_PUCRA_PA10 PWR_PUCRA_PA10_Msk /*!< Port PA10 Pull-Up set */
6837 #define PWR_PUCRA_PA9_Pos (9U)
6838 #define PWR_PUCRA_PA9_Msk (0x1UL << PWR_PUCRA_PA9_Pos) /*!< 0x00000200 */
6839 #define PWR_PUCRA_PA9 PWR_PUCRA_PA9_Msk /*!< Port PA9 Pull-Up set */
6840 #define PWR_PUCRA_PA8_Pos (8U)
6841 #define PWR_PUCRA_PA8_Msk (0x1UL << PWR_PUCRA_PA8_Pos) /*!< 0x00000100 */
6842 #define PWR_PUCRA_PA8 PWR_PUCRA_PA8_Msk /*!< Port PA8 Pull-Up set */
6843 #define PWR_PUCRA_PA7_Pos (7U)
6844 #define PWR_PUCRA_PA7_Msk (0x1UL << PWR_PUCRA_PA7_Pos) /*!< 0x00000080 */
6845 #define PWR_PUCRA_PA7 PWR_PUCRA_PA7_Msk /*!< Port PA7 Pull-Up set */
6846 #define PWR_PUCRA_PA6_Pos (6U)
6847 #define PWR_PUCRA_PA6_Msk (0x1UL << PWR_PUCRA_PA6_Pos) /*!< 0x00000040 */
6848 #define PWR_PUCRA_PA6 PWR_PUCRA_PA6_Msk /*!< Port PA6 Pull-Up set */
6849 #define PWR_PUCRA_PA5_Pos (5U)
6850 #define PWR_PUCRA_PA5_Msk (0x1UL << PWR_PUCRA_PA5_Pos) /*!< 0x00000020 */
6851 #define PWR_PUCRA_PA5 PWR_PUCRA_PA5_Msk /*!< Port PA5 Pull-Up set */
6852 #define PWR_PUCRA_PA4_Pos (4U)
6853 #define PWR_PUCRA_PA4_Msk (0x1UL << PWR_PUCRA_PA4_Pos) /*!< 0x00000010 */
6854 #define PWR_PUCRA_PA4 PWR_PUCRA_PA4_Msk /*!< Port PA4 Pull-Up set */
6855 #define PWR_PUCRA_PA3_Pos (3U)
6856 #define PWR_PUCRA_PA3_Msk (0x1UL << PWR_PUCRA_PA3_Pos) /*!< 0x00000008 */
6857 #define PWR_PUCRA_PA3 PWR_PUCRA_PA3_Msk /*!< Port PA3 Pull-Up set */
6858 #define PWR_PUCRA_PA2_Pos (2U)
6859 #define PWR_PUCRA_PA2_Msk (0x1UL << PWR_PUCRA_PA2_Pos) /*!< 0x00000004 */
6860 #define PWR_PUCRA_PA2 PWR_PUCRA_PA2_Msk /*!< Port PA2 Pull-Up set */
6861 #define PWR_PUCRA_PA1_Pos (1U)
6862 #define PWR_PUCRA_PA1_Msk (0x1UL << PWR_PUCRA_PA1_Pos) /*!< 0x00000002 */
6863 #define PWR_PUCRA_PA1 PWR_PUCRA_PA1_Msk /*!< Port PA1 Pull-Up set */
6864 #define PWR_PUCRA_PA0_Pos (0U)
6865 #define PWR_PUCRA_PA0_Msk (0x1UL << PWR_PUCRA_PA0_Pos) /*!< 0x00000001 */
6866 #define PWR_PUCRA_PA0 PWR_PUCRA_PA0_Msk /*!< Port PA0 Pull-Up set */
6867
6868 /******************** Bit definition for PWR_PDCRA register ********************/
6869 #define PWR_PDCRA_PA14_Pos (14U)
6870 #define PWR_PDCRA_PA14_Msk (0x1UL << PWR_PDCRA_PA14_Pos) /*!< 0x00004000 */
6871 #define PWR_PDCRA_PA14 PWR_PDCRA_PA14_Msk /*!< Port PA14 Pull-Down set */
6872 #define PWR_PDCRA_PA12_Pos (12U)
6873 #define PWR_PDCRA_PA12_Msk (0x1UL << PWR_PDCRA_PA12_Pos) /*!< 0x00001000 */
6874 #define PWR_PDCRA_PA12 PWR_PDCRA_PA12_Msk /*!< Port PA12 Pull-Down set */
6875 #define PWR_PDCRA_PA11_Pos (11U)
6876 #define PWR_PDCRA_PA11_Msk (0x1UL << PWR_PDCRA_PA11_Pos) /*!< 0x00000800 */
6877 #define PWR_PDCRA_PA11 PWR_PDCRA_PA11_Msk /*!< Port PA11 Pull-Down set */
6878 #define PWR_PDCRA_PA10_Pos (10U)
6879 #define PWR_PDCRA_PA10_Msk (0x1UL << PWR_PDCRA_PA10_Pos) /*!< 0x00000400 */
6880 #define PWR_PDCRA_PA10 PWR_PDCRA_PA10_Msk /*!< Port PA10 Pull-Down set */
6881 #define PWR_PDCRA_PA9_Pos (9U)
6882 #define PWR_PDCRA_PA9_Msk (0x1UL << PWR_PDCRA_PA9_Pos) /*!< 0x00000200 */
6883 #define PWR_PDCRA_PA9 PWR_PDCRA_PA9_Msk /*!< Port PA9 Pull-Down set */
6884 #define PWR_PDCRA_PA8_Pos (8U)
6885 #define PWR_PDCRA_PA8_Msk (0x1UL << PWR_PDCRA_PA8_Pos) /*!< 0x00000100 */
6886 #define PWR_PDCRA_PA8 PWR_PDCRA_PA8_Msk /*!< Port PA8 Pull-Down set */
6887 #define PWR_PDCRA_PA7_Pos (7U)
6888 #define PWR_PDCRA_PA7_Msk (0x1UL << PWR_PDCRA_PA7_Pos) /*!< 0x00000080 */
6889 #define PWR_PDCRA_PA7 PWR_PDCRA_PA7_Msk /*!< Port PA7 Pull-Down set */
6890 #define PWR_PDCRA_PA6_Pos (6U)
6891 #define PWR_PDCRA_PA6_Msk (0x1UL << PWR_PDCRA_PA6_Pos) /*!< 0x00000040 */
6892 #define PWR_PDCRA_PA6 PWR_PDCRA_PA6_Msk /*!< Port PA6 Pull-Down set */
6893 #define PWR_PDCRA_PA5_Pos (5U)
6894 #define PWR_PDCRA_PA5_Msk (0x1UL << PWR_PDCRA_PA5_Pos) /*!< 0x00000020 */
6895 #define PWR_PDCRA_PA5 PWR_PDCRA_PA5_Msk /*!< Port PA5 Pull-Down set */
6896 #define PWR_PDCRA_PA4_Pos (4U)
6897 #define PWR_PDCRA_PA4_Msk (0x1UL << PWR_PDCRA_PA4_Pos) /*!< 0x00000010 */
6898 #define PWR_PDCRA_PA4 PWR_PDCRA_PA4_Msk /*!< Port PA4 Pull-Down set */
6899 #define PWR_PDCRA_PA3_Pos (3U)
6900 #define PWR_PDCRA_PA3_Msk (0x1UL << PWR_PDCRA_PA3_Pos) /*!< 0x00000008 */
6901 #define PWR_PDCRA_PA3 PWR_PDCRA_PA3_Msk /*!< Port PA3 Pull-Down set */
6902 #define PWR_PDCRA_PA2_Pos (2U)
6903 #define PWR_PDCRA_PA2_Msk (0x1UL << PWR_PDCRA_PA2_Pos) /*!< 0x00000004 */
6904 #define PWR_PDCRA_PA2 PWR_PDCRA_PA2_Msk /*!< Port PA2 Pull-Down set */
6905 #define PWR_PDCRA_PA1_Pos (1U)
6906 #define PWR_PDCRA_PA1_Msk (0x1UL << PWR_PDCRA_PA1_Pos) /*!< 0x00000002 */
6907 #define PWR_PDCRA_PA1 PWR_PDCRA_PA1_Msk /*!< Port PA1 Pull-Down set */
6908 #define PWR_PDCRA_PA0_Pos (0U)
6909 #define PWR_PDCRA_PA0_Msk (0x1UL << PWR_PDCRA_PA0_Pos) /*!< 0x00000001 */
6910 #define PWR_PDCRA_PA0 PWR_PDCRA_PA0_Msk /*!< Port PA0 Pull-Down set */
6911
6912 /******************** Bit definition for PWR_PUCRB register ********************/
6913
6914 #define PWR_PUCRB_PB15_Pos (15U)
6915 #define PWR_PUCRB_PB15_Msk (0x1UL << PWR_PUCRB_PB15_Pos) /*!< 0x00008000 */
6916 #define PWR_PUCRB_PB15 PWR_PUCRB_PB15_Msk /*!< Port PB15 Pull-Up set */
6917 #define PWR_PUCRB_PB14_Pos (14U)
6918 #define PWR_PUCRB_PB14_Msk (0x1UL << PWR_PUCRB_PB14_Pos) /*!< 0x00004000 */
6919 #define PWR_PUCRB_PB14 PWR_PUCRB_PB14_Msk /*!< Port PB14 Pull-Up set */
6920 #define PWR_PUCRB_PB13_Pos (13U)
6921 #define PWR_PUCRB_PB13_Msk (0x1UL << PWR_PUCRB_PB13_Pos) /*!< 0x00002000 */
6922 #define PWR_PUCRB_PB13 PWR_PUCRB_PB13_Msk /*!< Port PB13 Pull-Up set */
6923 #define PWR_PUCRB_PB12_Pos (12U)
6924 #define PWR_PUCRB_PB12_Msk (0x1UL << PWR_PUCRB_PB12_Pos) /*!< 0x00001000 */
6925 #define PWR_PUCRB_PB12 PWR_PUCRB_PB12_Msk /*!< Port PB12 Pull-Up set */
6926 #define PWR_PUCRB_PB11_Pos (11U)
6927 #define PWR_PUCRB_PB11_Msk (0x1UL << PWR_PUCRB_PB11_Pos) /*!< 0x00000800 */
6928 #define PWR_PUCRB_PB11 PWR_PUCRB_PB11_Msk /*!< Port PB11 Pull-Up set */
6929 #define PWR_PUCRB_PB10_Pos (10U)
6930 #define PWR_PUCRB_PB10_Msk (0x1UL << PWR_PUCRB_PB10_Pos) /*!< 0x00000400 */
6931 #define PWR_PUCRB_PB10 PWR_PUCRB_PB10_Msk /*!< Port PB10 Pull-Up set */
6932 #define PWR_PUCRB_PB9_Pos (9U)
6933 #define PWR_PUCRB_PB9_Msk (0x1UL << PWR_PUCRB_PB9_Pos) /*!< 0x00000200 */
6934 #define PWR_PUCRB_PB9 PWR_PUCRB_PB9_Msk /*!< Port PB9 Pull-Up set */
6935 #define PWR_PUCRB_PB8_Pos (8U)
6936 #define PWR_PUCRB_PB8_Msk (0x1UL << PWR_PUCRB_PB8_Pos) /*!< 0x00000100 */
6937 #define PWR_PUCRB_PB8 PWR_PUCRB_PB8_Msk /*!< Port PB8 Pull-Up set */
6938 #define PWR_PUCRB_PB7_Pos (7U)
6939 #define PWR_PUCRB_PB7_Msk (0x1UL << PWR_PUCRB_PB7_Pos) /*!< 0x00000080 */
6940 #define PWR_PUCRB_PB7 PWR_PUCRB_PB7_Msk /*!< Port PB7 Pull-Up set */
6941 #define PWR_PUCRB_PB6_Pos (6U)
6942 #define PWR_PUCRB_PB6_Msk (0x1UL << PWR_PUCRB_PB6_Pos) /*!< 0x00000040 */
6943 #define PWR_PUCRB_PB6 PWR_PUCRB_PB6_Msk /*!< Port PB6 Pull-Up set */
6944 #define PWR_PUCRB_PB5_Pos (5U)
6945 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
6946 #define PWR_PUCRB_PB5 PWR_PUCRB_PB5_Msk /*!< Port PB5 Pull-Up set */
6947 #define PWR_PUCRB_PB4_Pos (4U)
6948 #define PWR_PUCRB_PB4_Msk (0x1UL << PWR_PUCRB_PB4_Pos) /*!< 0x00000010 */
6949 #define PWR_PUCRB_PB4 PWR_PUCRB_PB4_Msk /*!< Port PB4 Pull-Up set */
6950 #define PWR_PUCRB_PB3_Pos (3U)
6951 #define PWR_PUCRB_PB3_Msk (0x1UL << PWR_PUCRB_PB3_Pos) /*!< 0x00000008 */
6952 #define PWR_PUCRB_PB3 PWR_PUCRB_PB3_Msk /*!< Port PB3 Pull-Up set */
6953 #define PWR_PUCRB_PB2_Pos (2U)
6954 #define PWR_PUCRB_PB2_Msk (0x1UL << PWR_PUCRB_PB2_Pos) /*!< 0x00000004 */
6955 #define PWR_PUCRB_PB2 PWR_PUCRB_PB2_Msk /*!< Port PB2 Pull-Up set */
6956 #define PWR_PUCRB_PB1_Pos (1U)
6957 #define PWR_PUCRB_PB1_Msk (0x1UL << PWR_PUCRB_PB1_Pos) /*!< 0x00000002 */
6958 #define PWR_PUCRB_PB1 PWR_PUCRB_PB1_Msk /*!< Port PB1 Pull-Up set */
6959 #define PWR_PUCRB_PB0_Pos (0U)
6960 #define PWR_PUCRB_PB0_Msk (0x1UL << PWR_PUCRB_PB0_Pos) /*!< 0x00000001 */
6961 #define PWR_PUCRB_PB0 PWR_PUCRB_PB0_Msk /*!< Port PB0 Pull-Up set */
6962
6963 /******************** Bit definition for PWR_PDCRB register ********************/
6964 #define PWR_PDCRB_PB15_Pos (15U)
6965 #define PWR_PDCRB_PB15_Msk (0x1UL << PWR_PDCRB_PB15_Pos) /*!< 0x00008000 */
6966 #define PWR_PDCRB_PB15 PWR_PDCRB_PB15_Msk /*!< Port PB15 Pull-Down set */
6967 #define PWR_PDCRB_PB14_Pos (14U)
6968 #define PWR_PDCRB_PB14_Msk (0x1UL << PWR_PDCRB_PB14_Pos) /*!< 0x00004000 */
6969 #define PWR_PDCRB_PB14 PWR_PDCRB_PB14_Msk /*!< Port PB14 Pull-Down set */
6970 #define PWR_PDCRB_PB13_Pos (13U)
6971 #define PWR_PDCRB_PB13_Msk (0x1UL << PWR_PDCRB_PB13_Pos) /*!< 0x00002000 */
6972 #define PWR_PDCRB_PB13 PWR_PDCRB_PB13_Msk /*!< Port PB13 Pull-Down set */
6973 #define PWR_PDCRB_PB12_Pos (12U)
6974 #define PWR_PDCRB_PB12_Msk (0x1UL << PWR_PDCRB_PB12_Pos) /*!< 0x00001000 */
6975 #define PWR_PDCRB_PB12 PWR_PDCRB_PB12_Msk /*!< Port PB12 Pull-Down set */
6976 #define PWR_PDCRB_PB11_Pos (11U)
6977 #define PWR_PDCRB_PB11_Msk (0x1UL << PWR_PDCRB_PB11_Pos) /*!< 0x00000800 */
6978 #define PWR_PDCRB_PB11 PWR_PDCRB_PB11_Msk /*!< Port PB11 Pull-Down set */
6979 #define PWR_PDCRB_PB10_Pos (10U)
6980 #define PWR_PDCRB_PB10_Msk (0x1UL << PWR_PDCRB_PB10_Pos) /*!< 0x00000400 */
6981 #define PWR_PDCRB_PB10 PWR_PDCRB_PB10_Msk /*!< Port PB10 Pull-Down set */
6982 #define PWR_PDCRB_PB9_Pos (9U)
6983 #define PWR_PDCRB_PB9_Msk (0x1UL << PWR_PDCRB_PB9_Pos) /*!< 0x00000200 */
6984 #define PWR_PDCRB_PB9 PWR_PDCRB_PB9_Msk /*!< Port PB9 Pull-Down set */
6985 #define PWR_PDCRB_PB8_Pos (8U)
6986 #define PWR_PDCRB_PB8_Msk (0x1UL << PWR_PDCRB_PB8_Pos) /*!< 0x00000100 */
6987 #define PWR_PDCRB_PB8 PWR_PDCRB_PB8_Msk /*!< Port PB8 Pull-Down set */
6988 #define PWR_PDCRB_PB7_Pos (7U)
6989 #define PWR_PDCRB_PB7_Msk (0x1UL << PWR_PDCRB_PB7_Pos) /*!< 0x00000080 */
6990 #define PWR_PDCRB_PB7 PWR_PDCRB_PB7_Msk /*!< Port PB7 Pull-Down set */
6991 #define PWR_PDCRB_PB6_Pos (6U)
6992 #define PWR_PDCRB_PB6_Msk (0x1UL << PWR_PDCRB_PB6_Pos) /*!< 0x00000040 */
6993 #define PWR_PDCRB_PB6 PWR_PDCRB_PB6_Msk /*!< Port PB6 Pull-Down set */
6994 #define PWR_PDCRB_PB5_Pos (5U)
6995 #define PWR_PDCRB_PB5_Msk (0x1UL << PWR_PDCRB_PB5_Pos) /*!< 0x00000020 */
6996 #define PWR_PDCRB_PB5 PWR_PDCRB_PB5_Msk /*!< Port PB5 Pull-Down set */
6997 #define PWR_PDCRB_PB3_Pos (3U)
6998 #define PWR_PDCRB_PB3_Msk (0x1UL << PWR_PDCRB_PB3_Pos) /*!< 0x00000008 */
6999 #define PWR_PDCRB_PB3 PWR_PDCRB_PB3_Msk /*!< Port PB3 Pull-Down set */
7000 #define PWR_PDCRB_PB2_Pos (2U)
7001 #define PWR_PDCRB_PB2_Msk (0x1UL << PWR_PDCRB_PB2_Pos) /*!< 0x00000004 */
7002 #define PWR_PDCRB_PB2 PWR_PDCRB_PB2_Msk /*!< Port PB2 Pull-Down set */
7003 #define PWR_PDCRB_PB1_Pos (1U)
7004 #define PWR_PDCRB_PB1_Msk (0x1UL << PWR_PDCRB_PB1_Pos) /*!< 0x00000002 */
7005 #define PWR_PDCRB_PB1 PWR_PDCRB_PB1_Msk /*!< Port PB1 Pull-Down set */
7006 #define PWR_PDCRB_PB0_Pos (0U)
7007 #define PWR_PDCRB_PB0_Msk (0x1UL << PWR_PDCRB_PB0_Pos) /*!< 0x00000001 */
7008 #define PWR_PDCRB_PB0 PWR_PDCRB_PB0_Msk /*!< Port PB0 Pull-Down set */
7009
7010 /******************** Bit definition for PWR_PUCRC register ********************/
7011 #define PWR_PUCRC_PC15_Pos (15U)
7012 #define PWR_PUCRC_PC15_Msk (0x1UL << PWR_PUCRC_PC15_Pos) /*!< 0x00008000 */
7013 #define PWR_PUCRC_PC15 PWR_PUCRC_PC15_Msk /*!< Port PC15 Pull-Up set */
7014 #define PWR_PUCRC_PC14_Pos (14U)
7015 #define PWR_PUCRC_PC14_Msk (0x1UL << PWR_PUCRC_PC14_Pos) /*!< 0x00004000 */
7016 #define PWR_PUCRC_PC14 PWR_PUCRC_PC14_Msk /*!< Port PC14 Pull-Up set */
7017 #define PWR_PUCRC_PC13_Pos (13U)
7018 #define PWR_PUCRC_PC13_Msk (0x1UL << PWR_PUCRC_PC13_Pos) /*!< 0x00002000 */
7019 #define PWR_PUCRC_PC13 PWR_PUCRC_PC13_Msk /*!< Port PC13 Pull-Up set */
7020 #define PWR_PUCRC_PC12_Pos (12U)
7021 #define PWR_PUCRC_PC12_Msk (0x1UL << PWR_PUCRC_PC12_Pos) /*!< 0x00001000 */
7022 #define PWR_PUCRC_PC12 PWR_PUCRC_PC12_Msk /*!< Port PC12 Pull-Up set */
7023 #define PWR_PUCRC_PC11_Pos (11U)
7024 #define PWR_PUCRC_PC11_Msk (0x1UL << PWR_PUCRC_PC11_Pos) /*!< 0x00000800 */
7025 #define PWR_PUCRC_PC11 PWR_PUCRC_PC11_Msk /*!< Port PC11 Pull-Up set */
7026 #define PWR_PUCRC_PC10_Pos (10U)
7027 #define PWR_PUCRC_PC10_Msk (0x1UL << PWR_PUCRC_PC10_Pos) /*!< 0x00000400 */
7028 #define PWR_PUCRC_PC10 PWR_PUCRC_PC10_Msk /*!< Port PC10 Pull-Up set */
7029 #define PWR_PUCRC_PC9_Pos (9U)
7030 #define PWR_PUCRC_PC9_Msk (0x1UL << PWR_PUCRC_PC9_Pos) /*!< 0x00000200 */
7031 #define PWR_PUCRC_PC9 PWR_PUCRC_PC9_Msk /*!< Port PC9 Pull-Up set */
7032 #define PWR_PUCRC_PC8_Pos (8U)
7033 #define PWR_PUCRC_PC8_Msk (0x1UL << PWR_PUCRC_PC8_Pos) /*!< 0x00000100 */
7034 #define PWR_PUCRC_PC8 PWR_PUCRC_PC8_Msk /*!< Port PC8 Pull-Up set */
7035 #define PWR_PUCRC_PC7_Pos (7U)
7036 #define PWR_PUCRC_PC7_Msk (0x1UL << PWR_PUCRC_PC7_Pos) /*!< 0x00000080 */
7037 #define PWR_PUCRC_PC7 PWR_PUCRC_PC7_Msk /*!< Port PC7 Pull-Up set */
7038 #define PWR_PUCRC_PC6_Pos (6U)
7039 #define PWR_PUCRC_PC6_Msk (0x1UL << PWR_PUCRC_PC6_Pos) /*!< 0x00000040 */
7040 #define PWR_PUCRC_PC6 PWR_PUCRC_PC6_Msk /*!< Port PC6 Pull-Up set */
7041 #define PWR_PUCRC_PC5_Pos (5U)
7042 #define PWR_PUCRC_PC5_Msk (0x1UL << PWR_PUCRC_PC5_Pos) /*!< 0x00000020 */
7043 #define PWR_PUCRC_PC5 PWR_PUCRC_PC5_Msk /*!< Port PC5 Pull-Up set */
7044 #define PWR_PUCRC_PC4_Pos (4U)
7045 #define PWR_PUCRC_PC4_Msk (0x1UL << PWR_PUCRC_PC4_Pos) /*!< 0x00000010 */
7046 #define PWR_PUCRC_PC4 PWR_PUCRC_PC4_Msk /*!< Port PC4 Pull-Up set */
7047 #define PWR_PUCRC_PC3_Pos (3U)
7048 #define PWR_PUCRC_PC3_Msk (0x1UL << PWR_PUCRC_PC3_Pos) /*!< 0x00000008 */
7049 #define PWR_PUCRC_PC3 PWR_PUCRC_PC3_Msk /*!< Port PC3 Pull-Up set */
7050 #define PWR_PUCRC_PC2_Pos (2U)
7051 #define PWR_PUCRC_PC2_Msk (0x1UL << PWR_PUCRC_PC2_Pos) /*!< 0x00000004 */
7052 #define PWR_PUCRC_PC2 PWR_PUCRC_PC2_Msk /*!< Port PC2 Pull-Up set */
7053 #define PWR_PUCRC_PC1_Pos (1U)
7054 #define PWR_PUCRC_PC1_Msk (0x1UL << PWR_PUCRC_PC1_Pos) /*!< 0x00000002 */
7055 #define PWR_PUCRC_PC1 PWR_PUCRC_PC1_Msk /*!< Port PC1 Pull-Up set */
7056 #define PWR_PUCRC_PC0_Pos (0U)
7057 #define PWR_PUCRC_PC0_Msk (0x1UL << PWR_PUCRC_PC0_Pos) /*!< 0x00000001 */
7058 #define PWR_PUCRC_PC0 PWR_PUCRC_PC0_Msk /*!< Port PC0 Pull-Up set */
7059
7060 /******************** Bit definition for PWR_PDCRC register ********************/
7061 #define PWR_PDCRC_PC15_Pos (15U)
7062 #define PWR_PDCRC_PC15_Msk (0x1UL << PWR_PDCRC_PC15_Pos) /*!< 0x00008000 */
7063 #define PWR_PDCRC_PC15 PWR_PDCRC_PC15_Msk /*!< Port PC15 Pull-Down set */
7064 #define PWR_PDCRC_PC14_Pos (14U)
7065 #define PWR_PDCRC_PC14_Msk (0x1UL << PWR_PDCRC_PC14_Pos) /*!< 0x00004000 */
7066 #define PWR_PDCRC_PC14 PWR_PDCRC_PC14_Msk /*!< Port PC14 Pull-Down set */
7067 #define PWR_PDCRC_PC13_Pos (13U)
7068 #define PWR_PDCRC_PC13_Msk (0x1UL << PWR_PDCRC_PC13_Pos) /*!< 0x00002000 */
7069 #define PWR_PDCRC_PC13 PWR_PDCRC_PC13_Msk /*!< Port PC13 Pull-Down set */
7070 #define PWR_PDCRC_PC12_Pos (12U)
7071 #define PWR_PDCRC_PC12_Msk (0x1UL << PWR_PDCRC_PC12_Pos) /*!< 0x00001000 */
7072 #define PWR_PDCRC_PC12 PWR_PDCRC_PC12_Msk /*!< Port PC12 Pull-Down set */
7073 #define PWR_PDCRC_PC11_Pos (11U)
7074 #define PWR_PDCRC_PC11_Msk (0x1UL << PWR_PDCRC_PC11_Pos) /*!< 0x00000800 */
7075 #define PWR_PDCRC_PC11 PWR_PDCRC_PC11_Msk /*!< Port PC11 Pull-Down set */
7076 #define PWR_PDCRC_PC10_Pos (10U)
7077 #define PWR_PDCRC_PC10_Msk (0x1UL << PWR_PDCRC_PC10_Pos) /*!< 0x00000400 */
7078 #define PWR_PDCRC_PC10 PWR_PDCRC_PC10_Msk /*!< Port PC10 Pull-Down set */
7079 #define PWR_PDCRC_PC9_Pos (9U)
7080 #define PWR_PDCRC_PC9_Msk (0x1UL << PWR_PDCRC_PC9_Pos) /*!< 0x00000200 */
7081 #define PWR_PDCRC_PC9 PWR_PDCRC_PC9_Msk /*!< Port PC9 Pull-Down set */
7082 #define PWR_PDCRC_PC8_Pos (8U)
7083 #define PWR_PDCRC_PC8_Msk (0x1UL << PWR_PDCRC_PC8_Pos) /*!< 0x00000100 */
7084 #define PWR_PDCRC_PC8 PWR_PDCRC_PC8_Msk /*!< Port PC8 Pull-Down set */
7085 #define PWR_PDCRC_PC7_Pos (7U)
7086 #define PWR_PDCRC_PC7_Msk (0x1UL << PWR_PDCRC_PC7_Pos) /*!< 0x00000080 */
7087 #define PWR_PDCRC_PC7 PWR_PDCRC_PC7_Msk /*!< Port PC7 Pull-Down set */
7088 #define PWR_PDCRC_PC6_Pos (6U)
7089 #define PWR_PDCRC_PC6_Msk (0x1UL << PWR_PDCRC_PC6_Pos) /*!< 0x00000040 */
7090 #define PWR_PDCRC_PC6 PWR_PDCRC_PC6_Msk /*!< Port PC6 Pull-Down set */
7091 #define PWR_PDCRC_PC5_Pos (5U)
7092 #define PWR_PDCRC_PC5_Msk (0x1UL << PWR_PDCRC_PC5_Pos) /*!< 0x00000020 */
7093 #define PWR_PDCRC_PC5 PWR_PDCRC_PC5_Msk /*!< Port PC5 Pull-Down set */
7094 #define PWR_PDCRC_PC4_Pos (4U)
7095 #define PWR_PDCRC_PC4_Msk (0x1UL << PWR_PDCRC_PC4_Pos) /*!< 0x00000010 */
7096 #define PWR_PDCRC_PC4 PWR_PDCRC_PC4_Msk /*!< Port PC4 Pull-Down set */
7097 #define PWR_PDCRC_PC3_Pos (3U)
7098 #define PWR_PDCRC_PC3_Msk (0x1UL << PWR_PDCRC_PC3_Pos) /*!< 0x00000008 */
7099 #define PWR_PDCRC_PC3 PWR_PDCRC_PC3_Msk /*!< Port PC3 Pull-Down set */
7100 #define PWR_PDCRC_PC2_Pos (2U)
7101 #define PWR_PDCRC_PC2_Msk (0x1UL << PWR_PDCRC_PC2_Pos) /*!< 0x00000004 */
7102 #define PWR_PDCRC_PC2 PWR_PDCRC_PC2_Msk /*!< Port PC2 Pull-Down set */
7103 #define PWR_PDCRC_PC1_Pos (1U)
7104 #define PWR_PDCRC_PC1_Msk (0x1UL << PWR_PDCRC_PC1_Pos) /*!< 0x00000002 */
7105 #define PWR_PDCRC_PC1 PWR_PDCRC_PC1_Msk /*!< Port PC1 Pull-Down set */
7106 #define PWR_PDCRC_PC0_Pos (0U)
7107 #define PWR_PDCRC_PC0_Msk (0x1UL << PWR_PDCRC_PC0_Pos) /*!< 0x00000001 */
7108 #define PWR_PDCRC_PC0 PWR_PDCRC_PC0_Msk /*!< Port PC0 Pull-Down set */
7109
7110 /******************** Bit definition for PWR_PUCRD register ********************/
7111 #define PWR_PUCRD_PD15_Pos (15U)
7112 #define PWR_PUCRD_PD15_Msk (0x1UL << PWR_PUCRD_PD15_Pos) /*!< 0x00008000 */
7113 #define PWR_PUCRD_PD15 PWR_PUCRD_PD15_Msk /*!< Port PD15 Pull-Up set */
7114 #define PWR_PUCRD_PD14_Pos (14U)
7115 #define PWR_PUCRD_PD14_Msk (0x1UL << PWR_PUCRD_PD14_Pos) /*!< 0x00004000 */
7116 #define PWR_PUCRD_PD14 PWR_PUCRD_PD14_Msk /*!< Port PD14 Pull-Up set */
7117 #define PWR_PUCRD_PD13_Pos (13U)
7118 #define PWR_PUCRD_PD13_Msk (0x1UL << PWR_PUCRD_PD13_Pos) /*!< 0x00002000 */
7119 #define PWR_PUCRD_PD13 PWR_PUCRD_PD13_Msk /*!< Port PD13 Pull-Up set */
7120 #define PWR_PUCRD_PD12_Pos (12U)
7121 #define PWR_PUCRD_PD12_Msk (0x1UL << PWR_PUCRD_PD12_Pos) /*!< 0x00001000 */
7122 #define PWR_PUCRD_PD12 PWR_PUCRD_PD12_Msk /*!< Port PD12 Pull-Up set */
7123 #define PWR_PUCRD_PD11_Pos (11U)
7124 #define PWR_PUCRD_PD11_Msk (0x1UL << PWR_PUCRD_PD11_Pos) /*!< 0x00000800 */
7125 #define PWR_PUCRD_PD11 PWR_PUCRD_PD11_Msk /*!< Port PD11 Pull-Up set */
7126 #define PWR_PUCRD_PD10_Pos (10U)
7127 #define PWR_PUCRD_PD10_Msk (0x1UL << PWR_PUCRD_PD10_Pos) /*!< 0x00000400 */
7128 #define PWR_PUCRD_PD10 PWR_PUCRD_PD10_Msk /*!< Port PD10 Pull-Up set */
7129 #define PWR_PUCRD_PD9_Pos (9U)
7130 #define PWR_PUCRD_PD9_Msk (0x1UL << PWR_PUCRD_PD9_Pos) /*!< 0x00000200 */
7131 #define PWR_PUCRD_PD9 PWR_PUCRD_PD9_Msk /*!< Port PD9 Pull-Up set */
7132 #define PWR_PUCRD_PD8_Pos (8U)
7133 #define PWR_PUCRD_PD8_Msk (0x1UL << PWR_PUCRD_PD8_Pos) /*!< 0x00000100 */
7134 #define PWR_PUCRD_PD8 PWR_PUCRD_PD8_Msk /*!< Port PD8 Pull-Up set */
7135 #define PWR_PUCRD_PD7_Pos (7U)
7136 #define PWR_PUCRD_PD7_Msk (0x1UL << PWR_PUCRD_PD7_Pos) /*!< 0x00000080 */
7137 #define PWR_PUCRD_PD7 PWR_PUCRD_PD7_Msk /*!< Port PD7 Pull-Up set */
7138 #define PWR_PUCRD_PD6_Pos (6U)
7139 #define PWR_PUCRD_PD6_Msk (0x1UL << PWR_PUCRD_PD6_Pos) /*!< 0x00000040 */
7140 #define PWR_PUCRD_PD6 PWR_PUCRD_PD6_Msk /*!< Port PD6 Pull-Up set */
7141 #define PWR_PUCRD_PD5_Pos (5U)
7142 #define PWR_PUCRD_PD5_Msk (0x1UL << PWR_PUCRD_PD5_Pos) /*!< 0x00000020 */
7143 #define PWR_PUCRD_PD5 PWR_PUCRD_PD5_Msk /*!< Port PD5 Pull-Up set */
7144 #define PWR_PUCRD_PD4_Pos (4U)
7145 #define PWR_PUCRD_PD4_Msk (0x1UL << PWR_PUCRD_PD4_Pos) /*!< 0x00000010 */
7146 #define PWR_PUCRD_PD4 PWR_PUCRD_PD4_Msk /*!< Port PD4 Pull-Up set */
7147 #define PWR_PUCRD_PD3_Pos (3U)
7148 #define PWR_PUCRD_PD3_Msk (0x1UL << PWR_PUCRD_PD3_Pos) /*!< 0x00000008 */
7149 #define PWR_PUCRD_PD3 PWR_PUCRD_PD3_Msk /*!< Port PD3 Pull-Up set */
7150 #define PWR_PUCRD_PD2_Pos (2U)
7151 #define PWR_PUCRD_PD2_Msk (0x1UL << PWR_PUCRD_PD2_Pos) /*!< 0x00000004 */
7152 #define PWR_PUCRD_PD2 PWR_PUCRD_PD2_Msk /*!< Port PD2 Pull-Up set */
7153 #define PWR_PUCRD_PD1_Pos (1U)
7154 #define PWR_PUCRD_PD1_Msk (0x1UL << PWR_PUCRD_PD1_Pos) /*!< 0x00000002 */
7155 #define PWR_PUCRD_PD1 PWR_PUCRD_PD1_Msk /*!< Port PD1 Pull-Up set */
7156 #define PWR_PUCRD_PD0_Pos (0U)
7157 #define PWR_PUCRD_PD0_Msk (0x1UL << PWR_PUCRD_PD0_Pos) /*!< 0x00000001 */
7158 #define PWR_PUCRD_PD0 PWR_PUCRD_PD0_Msk /*!< Port PD0 Pull-Up set */
7159
7160 /******************** Bit definition for PWR_PDCRD register ********************/
7161 #define PWR_PDCRD_PD15_Pos (15U)
7162 #define PWR_PDCRD_PD15_Msk (0x1UL << PWR_PDCRD_PD15_Pos) /*!< 0x00008000 */
7163 #define PWR_PDCRD_PD15 PWR_PDCRD_PD15_Msk /*!< Port PD15 Pull-Down set */
7164 #define PWR_PDCRD_PD14_Pos (14U)
7165 #define PWR_PDCRD_PD14_Msk (0x1UL << PWR_PDCRD_PD14_Pos) /*!< 0x00004000 */
7166 #define PWR_PDCRD_PD14 PWR_PDCRD_PD14_Msk /*!< Port PD14 Pull-Down set */
7167 #define PWR_PDCRD_PD13_Pos (13U)
7168 #define PWR_PDCRD_PD13_Msk (0x1UL << PWR_PDCRD_PD13_Pos) /*!< 0x00002000 */
7169 #define PWR_PDCRD_PD13 PWR_PDCRD_PD13_Msk /*!< Port PD13 Pull-Down set */
7170 #define PWR_PDCRD_PD12_Pos (12U)
7171 #define PWR_PDCRD_PD12_Msk (0x1UL << PWR_PDCRD_PD12_Pos) /*!< 0x00001000 */
7172 #define PWR_PDCRD_PD12 PWR_PDCRD_PD12_Msk /*!< Port PD12 Pull-Down set */
7173 #define PWR_PDCRD_PD11_Pos (11U)
7174 #define PWR_PDCRD_PD11_Msk (0x1UL << PWR_PDCRD_PD11_Pos) /*!< 0x00000800 */
7175 #define PWR_PDCRD_PD11 PWR_PDCRD_PD11_Msk /*!< Port PD11 Pull-Down set */
7176 #define PWR_PDCRD_PD10_Pos (10U)
7177 #define PWR_PDCRD_PD10_Msk (0x1UL << PWR_PDCRD_PD10_Pos) /*!< 0x00000400 */
7178 #define PWR_PDCRD_PD10 PWR_PDCRD_PD10_Msk /*!< Port PD10 Pull-Down set */
7179 #define PWR_PDCRD_PD9_Pos (9U)
7180 #define PWR_PDCRD_PD9_Msk (0x1UL << PWR_PDCRD_PD9_Pos) /*!< 0x00000200 */
7181 #define PWR_PDCRD_PD9 PWR_PDCRD_PD9_Msk /*!< Port PD9 Pull-Down set */
7182 #define PWR_PDCRD_PD8_Pos (8U)
7183 #define PWR_PDCRD_PD8_Msk (0x1UL << PWR_PDCRD_PD8_Pos) /*!< 0x00000100 */
7184 #define PWR_PDCRD_PD8 PWR_PDCRD_PD8_Msk /*!< Port PD8 Pull-Down set */
7185 #define PWR_PDCRD_PD7_Pos (7U)
7186 #define PWR_PDCRD_PD7_Msk (0x1UL << PWR_PDCRD_PD7_Pos) /*!< 0x00000080 */
7187 #define PWR_PDCRD_PD7 PWR_PDCRD_PD7_Msk /*!< Port PD7 Pull-Down set */
7188 #define PWR_PDCRD_PD6_Pos (6U)
7189 #define PWR_PDCRD_PD6_Msk (0x1UL << PWR_PDCRD_PD6_Pos) /*!< 0x00000040 */
7190 #define PWR_PDCRD_PD6 PWR_PDCRD_PD6_Msk /*!< Port PD6 Pull-Down set */
7191 #define PWR_PDCRD_PD5_Pos (5U)
7192 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
7193 #define PWR_PDCRD_PD5 PWR_PDCRD_PD5_Msk /*!< Port PD5 Pull-Down set */
7194 #define PWR_PDCRD_PD4_Pos (4U)
7195 #define PWR_PDCRD_PD4_Msk (0x1UL << PWR_PDCRD_PD4_Pos) /*!< 0x00000010 */
7196 #define PWR_PDCRD_PD4 PWR_PDCRD_PD4_Msk /*!< Port PD4 Pull-Down set */
7197 #define PWR_PDCRD_PD3_Pos (3U)
7198 #define PWR_PDCRD_PD3_Msk (0x1UL << PWR_PDCRD_PD3_Pos) /*!< 0x00000008 */
7199 #define PWR_PDCRD_PD3 PWR_PDCRD_PD3_Msk /*!< Port PD3 Pull-Down set */
7200 #define PWR_PDCRD_PD2_Pos (2U)
7201 #define PWR_PDCRD_PD2_Msk (0x1UL << PWR_PDCRD_PD2_Pos) /*!< 0x00000004 */
7202 #define PWR_PDCRD_PD2 PWR_PDCRD_PD2_Msk /*!< Port PD2 Pull-Down set */
7203 #define PWR_PDCRD_PD1_Pos (1U)
7204 #define PWR_PDCRD_PD1_Msk (0x1UL << PWR_PDCRD_PD1_Pos) /*!< 0x00000002 */
7205 #define PWR_PDCRD_PD1 PWR_PDCRD_PD1_Msk /*!< Port PD1 Pull-Down set */
7206 #define PWR_PDCRD_PD0_Pos (0U)
7207 #define PWR_PDCRD_PD0_Msk (0x1UL << PWR_PDCRD_PD0_Pos) /*!< 0x00000001 */
7208 #define PWR_PDCRD_PD0 PWR_PDCRD_PD0_Msk /*!< Port PD0 Pull-Down set */
7209
7210 /******************** Bit definition for PWR_PUCRE register ********************/
7211 #define PWR_PUCRE_PE15_Pos (15U)
7212 #define PWR_PUCRE_PE15_Msk (0x1UL << PWR_PUCRE_PE15_Pos) /*!< 0x00008000 */
7213 #define PWR_PUCRE_PE15 PWR_PUCRE_PE15_Msk /*!< Port PE15 Pull-Up set */
7214 #define PWR_PUCRE_PE14_Pos (14U)
7215 #define PWR_PUCRE_PE14_Msk (0x1UL << PWR_PUCRE_PE14_Pos) /*!< 0x00004000 */
7216 #define PWR_PUCRE_PE14 PWR_PUCRE_PE14_Msk /*!< Port PE14 Pull-Up set */
7217 #define PWR_PUCRE_PE13_Pos (13U)
7218 #define PWR_PUCRE_PE13_Msk (0x1UL << PWR_PUCRE_PE13_Pos) /*!< 0x00002000 */
7219 #define PWR_PUCRE_PE13 PWR_PUCRE_PE13_Msk /*!< Port PE13 Pull-Up set */
7220 #define PWR_PUCRE_PE12_Pos (12U)
7221 #define PWR_PUCRE_PE12_Msk (0x1UL << PWR_PUCRE_PE12_Pos) /*!< 0x00001000 */
7222 #define PWR_PUCRE_PE12 PWR_PUCRE_PE12_Msk /*!< Port PE12 Pull-Up set */
7223 #define PWR_PUCRE_PE11_Pos (11U)
7224 #define PWR_PUCRE_PE11_Msk (0x1UL << PWR_PUCRE_PE11_Pos) /*!< 0x00000800 */
7225 #define PWR_PUCRE_PE11 PWR_PUCRE_PE11_Msk /*!< Port PE11 Pull-Up set */
7226 #define PWR_PUCRE_PE10_Pos (10U)
7227 #define PWR_PUCRE_PE10_Msk (0x1UL << PWR_PUCRE_PE10_Pos) /*!< 0x00000400 */
7228 #define PWR_PUCRE_PE10 PWR_PUCRE_PE10_Msk /*!< Port PE10 Pull-Up set */
7229 #define PWR_PUCRE_PE9_Pos (9U)
7230 #define PWR_PUCRE_PE9_Msk (0x1UL << PWR_PUCRE_PE9_Pos) /*!< 0x00000200 */
7231 #define PWR_PUCRE_PE9 PWR_PUCRE_PE9_Msk /*!< Port PE9 Pull-Up set */
7232 #define PWR_PUCRE_PE8_Pos (8U)
7233 #define PWR_PUCRE_PE8_Msk (0x1UL << PWR_PUCRE_PE8_Pos) /*!< 0x00000100 */
7234 #define PWR_PUCRE_PE8 PWR_PUCRE_PE8_Msk /*!< Port PE8 Pull-Up set */
7235 #define PWR_PUCRE_PE7_Pos (7U)
7236 #define PWR_PUCRE_PE7_Msk (0x1UL << PWR_PUCRE_PE7_Pos) /*!< 0x00000080 */
7237 #define PWR_PUCRE_PE7 PWR_PUCRE_PE7_Msk /*!< Port PE7 Pull-Up set */
7238 #define PWR_PUCRE_PE6_Pos (6U)
7239 #define PWR_PUCRE_PE6_Msk (0x1UL << PWR_PUCRE_PE6_Pos) /*!< 0x00000040 */
7240 #define PWR_PUCRE_PE6 PWR_PUCRE_PE6_Msk /*!< Port PE6 Pull-Up set */
7241 #define PWR_PUCRE_PE5_Pos (5U)
7242 #define PWR_PUCRE_PE5_Msk (0x1UL << PWR_PUCRE_PE5_Pos) /*!< 0x00000020 */
7243 #define PWR_PUCRE_PE5 PWR_PUCRE_PE5_Msk /*!< Port PE5 Pull-Up set */
7244 #define PWR_PUCRE_PE4_Pos (4U)
7245 #define PWR_PUCRE_PE4_Msk (0x1UL << PWR_PUCRE_PE4_Pos) /*!< 0x00000010 */
7246 #define PWR_PUCRE_PE4 PWR_PUCRE_PE4_Msk /*!< Port PE4 Pull-Up set */
7247 #define PWR_PUCRE_PE3_Pos (3U)
7248 #define PWR_PUCRE_PE3_Msk (0x1UL << PWR_PUCRE_PE3_Pos) /*!< 0x00000008 */
7249 #define PWR_PUCRE_PE3 PWR_PUCRE_PE3_Msk /*!< Port PE3 Pull-Up set */
7250 #define PWR_PUCRE_PE2_Pos (2U)
7251 #define PWR_PUCRE_PE2_Msk (0x1UL << PWR_PUCRE_PE2_Pos) /*!< 0x00000004 */
7252 #define PWR_PUCRE_PE2 PWR_PUCRE_PE2_Msk /*!< Port PE2 Pull-Up set */
7253 #define PWR_PUCRE_PE1_Pos (1U)
7254 #define PWR_PUCRE_PE1_Msk (0x1UL << PWR_PUCRE_PE1_Pos) /*!< 0x00000002 */
7255 #define PWR_PUCRE_PE1 PWR_PUCRE_PE1_Msk /*!< Port PE1 Pull-Up set */
7256 #define PWR_PUCRE_PE0_Pos (0U)
7257 #define PWR_PUCRE_PE0_Msk (0x1UL << PWR_PUCRE_PE0_Pos) /*!< 0x00000001 */
7258 #define PWR_PUCRE_PE0 PWR_PUCRE_PE0_Msk /*!< Port PE0 Pull-Up set */
7259
7260 /******************** Bit definition for PWR_PDCRE register ********************/
7261 #define PWR_PDCRE_PE15_Pos (15U)
7262 #define PWR_PDCRE_PE15_Msk (0x1UL << PWR_PDCRE_PE15_Pos) /*!< 0x00008000 */
7263 #define PWR_PDCRE_PE15 PWR_PDCRE_PE15_Msk /*!< Port PE15 Pull-Down set */
7264 #define PWR_PDCRE_PE14_Pos (14U)
7265 #define PWR_PDCRE_PE14_Msk (0x1UL << PWR_PDCRE_PE14_Pos) /*!< 0x00004000 */
7266 #define PWR_PDCRE_PE14 PWR_PDCRE_PE14_Msk /*!< Port PE14 Pull-Down set */
7267 #define PWR_PDCRE_PE13_Pos (13U)
7268 #define PWR_PDCRE_PE13_Msk (0x1UL << PWR_PDCRE_PE13_Pos) /*!< 0x00002000 */
7269 #define PWR_PDCRE_PE13 PWR_PDCRE_PE13_Msk /*!< Port PE13 Pull-Down set */
7270 #define PWR_PDCRE_PE12_Pos (12U)
7271 #define PWR_PDCRE_PE12_Msk (0x1UL << PWR_PDCRE_PE12_Pos) /*!< 0x00001000 */
7272 #define PWR_PDCRE_PE12 PWR_PDCRE_PE12_Msk /*!< Port PE12 Pull-Down set */
7273 #define PWR_PDCRE_PE11_Pos (11U)
7274 #define PWR_PDCRE_PE11_Msk (0x1UL << PWR_PDCRE_PE11_Pos) /*!< 0x00000800 */
7275 #define PWR_PDCRE_PE11 PWR_PDCRE_PE11_Msk /*!< Port PE11 Pull-Down set */
7276 #define PWR_PDCRE_PE10_Pos (10U)
7277 #define PWR_PDCRE_PE10_Msk (0x1UL << PWR_PDCRE_PE10_Pos) /*!< 0x00000400 */
7278 #define PWR_PDCRE_PE10 PWR_PDCRE_PE10_Msk /*!< Port PE10 Pull-Down set */
7279 #define PWR_PDCRE_PE9_Pos (9U)
7280 #define PWR_PDCRE_PE9_Msk (0x1UL << PWR_PDCRE_PE9_Pos) /*!< 0x00000200 */
7281 #define PWR_PDCRE_PE9 PWR_PDCRE_PE9_Msk /*!< Port PE9 Pull-Down set */
7282 #define PWR_PDCRE_PE8_Pos (8U)
7283 #define PWR_PDCRE_PE8_Msk (0x1UL << PWR_PDCRE_PE8_Pos) /*!< 0x00000100 */
7284 #define PWR_PDCRE_PE8 PWR_PDCRE_PE8_Msk /*!< Port PE8 Pull-Down set */
7285 #define PWR_PDCRE_PE7_Pos (7U)
7286 #define PWR_PDCRE_PE7_Msk (0x1UL << PWR_PDCRE_PE7_Pos) /*!< 0x00000080 */
7287 #define PWR_PDCRE_PE7 PWR_PDCRE_PE7_Msk /*!< Port PE7 Pull-Down set */
7288 #define PWR_PDCRE_PE6_Pos (6U)
7289 #define PWR_PDCRE_PE6_Msk (0x1UL << PWR_PDCRE_PE6_Pos) /*!< 0x00000040 */
7290 #define PWR_PDCRE_PE6 PWR_PDCRE_PE6_Msk /*!< Port PE6 Pull-Down set */
7291 #define PWR_PDCRE_PE5_Pos (5U)
7292 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
7293 #define PWR_PDCRE_PE5 PWR_PDCRE_PE5_Msk /*!< Port PE5 Pull-Down set */
7294 #define PWR_PDCRE_PE4_Pos (4U)
7295 #define PWR_PDCRE_PE4_Msk (0x1UL << PWR_PDCRE_PE4_Pos) /*!< 0x00000010 */
7296 #define PWR_PDCRE_PE4 PWR_PDCRE_PE4_Msk /*!< Port PE4 Pull-Down set */
7297 #define PWR_PDCRE_PE3_Pos (3U)
7298 #define PWR_PDCRE_PE3_Msk (0x1UL << PWR_PDCRE_PE3_Pos) /*!< 0x00000008 */
7299 #define PWR_PDCRE_PE3 PWR_PDCRE_PE3_Msk /*!< Port PE3 Pull-Down set */
7300 #define PWR_PDCRE_PE2_Pos (2U)
7301 #define PWR_PDCRE_PE2_Msk (0x1UL << PWR_PDCRE_PE2_Pos) /*!< 0x00000004 */
7302 #define PWR_PDCRE_PE2 PWR_PDCRE_PE2_Msk /*!< Port PE2 Pull-Down set */
7303 #define PWR_PDCRE_PE1_Pos (1U)
7304 #define PWR_PDCRE_PE1_Msk (0x1UL << PWR_PDCRE_PE1_Pos) /*!< 0x00000002 */
7305 #define PWR_PDCRE_PE1 PWR_PDCRE_PE1_Msk /*!< Port PE1 Pull-Down set */
7306 #define PWR_PDCRE_PE0_Pos (0U)
7307 #define PWR_PDCRE_PE0_Msk (0x1UL << PWR_PDCRE_PE0_Pos) /*!< 0x00000001 */
7308 #define PWR_PDCRE_PE0 PWR_PDCRE_PE0_Msk /*!< Port PE0 Pull-Down set */
7309
7310 /******************** Bit definition for PWR_PUCRF register ********************/
7311 #define PWR_PUCRF_PF15_Pos (15U)
7312 #define PWR_PUCRF_PF15_Msk (0x1UL << PWR_PUCRF_PF15_Pos) /*!< 0x00008000 */
7313 #define PWR_PUCRF_PF15 PWR_PUCRF_PF15_Msk /*!< Port PF15 Pull-Up set */
7314 #define PWR_PUCRF_PF14_Pos (14U)
7315 #define PWR_PUCRF_PF14_Msk (0x1UL << PWR_PUCRF_PF14_Pos) /*!< 0x00004000 */
7316 #define PWR_PUCRF_PF14 PWR_PUCRF_PF14_Msk /*!< Port PF14 Pull-Up set */
7317 #define PWR_PUCRF_PF13_Pos (13U)
7318 #define PWR_PUCRF_PF13_Msk (0x1UL << PWR_PUCRF_PF13_Pos) /*!< 0x00002000 */
7319 #define PWR_PUCRF_PF13 PWR_PUCRF_PF13_Msk /*!< Port PF13 Pull-Up set */
7320 #define PWR_PUCRF_PF12_Pos (12U)
7321 #define PWR_PUCRF_PF12_Msk (0x1UL << PWR_PUCRF_PF12_Pos) /*!< 0x00001000 */
7322 #define PWR_PUCRF_PF12 PWR_PUCRF_PF12_Msk /*!< Port PF12 Pull-Up set */
7323 #define PWR_PUCRF_PF11_Pos (11U)
7324 #define PWR_PUCRF_PF11_Msk (0x1UL << PWR_PUCRF_PF11_Pos) /*!< 0x00000800 */
7325 #define PWR_PUCRF_PF11 PWR_PUCRF_PF11_Msk /*!< Port PF11 Pull-Up set */
7326 #define PWR_PUCRF_PF10_Pos (10U)
7327 #define PWR_PUCRF_PF10_Msk (0x1UL << PWR_PUCRF_PF10_Pos) /*!< 0x00000400 */
7328 #define PWR_PUCRF_PF10 PWR_PUCRF_PF10_Msk /*!< Port PF10 Pull-Up set */
7329 #define PWR_PUCRF_PF9_Pos (9U)
7330 #define PWR_PUCRF_PF9_Msk (0x1UL << PWR_PUCRF_PF9_Pos) /*!< 0x00000200 */
7331 #define PWR_PUCRF_PF9 PWR_PUCRF_PF9_Msk /*!< Port PF9 Pull-Up set */
7332 #define PWR_PUCRF_PF8_Pos (8U)
7333 #define PWR_PUCRF_PF8_Msk (0x1UL << PWR_PUCRF_PF8_Pos) /*!< 0x00000100 */
7334 #define PWR_PUCRF_PF8 PWR_PUCRF_PF8_Msk /*!< Port PF8 Pull-Up set */
7335 #define PWR_PUCRF_PF7_Pos (7U)
7336 #define PWR_PUCRF_PF7_Msk (0x1UL << PWR_PUCRF_PF7_Pos) /*!< 0x00000080 */
7337 #define PWR_PUCRF_PF7 PWR_PUCRF_PF7_Msk /*!< Port PF7 Pull-Up set */
7338 #define PWR_PUCRF_PF6_Pos (6U)
7339 #define PWR_PUCRF_PF6_Msk (0x1UL << PWR_PUCRF_PF6_Pos) /*!< 0x00000040 */
7340 #define PWR_PUCRF_PF6 PWR_PUCRF_PF6_Msk /*!< Port PF6 Pull-Up set */
7341 #define PWR_PUCRF_PF5_Pos (5U)
7342 #define PWR_PUCRF_PF5_Msk (0x1UL << PWR_PUCRF_PF5_Pos) /*!< 0x00000020 */
7343 #define PWR_PUCRF_PF5 PWR_PUCRF_PF5_Msk /*!< Port PF5 Pull-Up set */
7344 #define PWR_PUCRF_PF4_Pos (4U)
7345 #define PWR_PUCRF_PF4_Msk (0x1UL << PWR_PUCRF_PF4_Pos) /*!< 0x00000010 */
7346 #define PWR_PUCRF_PF4 PWR_PUCRF_PF4_Msk /*!< Port PF4 Pull-Up set */
7347 #define PWR_PUCRF_PF3_Pos (3U)
7348 #define PWR_PUCRF_PF3_Msk (0x1UL << PWR_PUCRF_PF3_Pos) /*!< 0x00000008 */
7349 #define PWR_PUCRF_PF3 PWR_PUCRF_PF3_Msk /*!< Port PF3 Pull-Up set */
7350 #define PWR_PUCRF_PF2_Pos (2U)
7351 #define PWR_PUCRF_PF2_Msk (0x1UL << PWR_PUCRF_PF2_Pos) /*!< 0x00000004 */
7352 #define PWR_PUCRF_PF2 PWR_PUCRF_PF2_Msk /*!< Port PF2 Pull-Up set */
7353 #define PWR_PUCRF_PF1_Pos (1U)
7354 #define PWR_PUCRF_PF1_Msk (0x1UL << PWR_PUCRF_PF1_Pos) /*!< 0x00000002 */
7355 #define PWR_PUCRF_PF1 PWR_PUCRF_PF1_Msk /*!< Port PF1 Pull-Up set */
7356 #define PWR_PUCRF_PF0_Pos (0U)
7357 #define PWR_PUCRF_PF0_Msk (0x1UL << PWR_PUCRF_PF0_Pos) /*!< 0x00000001 */
7358 #define PWR_PUCRF_PF0 PWR_PUCRF_PF0_Msk /*!< Port PF0 Pull-Up set */
7359
7360 /******************** Bit definition for PWR_PDCRF register ********************/
7361 #define PWR_PDCRF_PF15_Pos (15U)
7362 #define PWR_PDCRF_PF15_Msk (0x1UL << PWR_PDCRF_PF15_Pos) /*!< 0x00008000 */
7363 #define PWR_PDCRF_PF15 PWR_PDCRF_PF15_Msk /*!< Port PF15 Pull-Down set */
7364 #define PWR_PDCRF_PF14_Pos (14U)
7365 #define PWR_PDCRF_PF14_Msk (0x1UL << PWR_PDCRF_PF14_Pos) /*!< 0x00004000 */
7366 #define PWR_PDCRF_PF14 PWR_PDCRF_PF14_Msk /*!< Port PF14 Pull-Down set */
7367 #define PWR_PDCRF_PF13_Pos (13U)
7368 #define PWR_PDCRF_PF13_Msk (0x1UL << PWR_PDCRF_PF13_Pos) /*!< 0x00002000 */
7369 #define PWR_PDCRF_PF13 PWR_PDCRF_PF13_Msk /*!< Port PF13 Pull-Down set */
7370 #define PWR_PDCRF_PF12_Pos (12U)
7371 #define PWR_PDCRF_PF12_Msk (0x1UL << PWR_PDCRF_PF12_Pos) /*!< 0x00001000 */
7372 #define PWR_PDCRF_PF12 PWR_PDCRF_PF12_Msk /*!< Port PF12 Pull-Down set */
7373 #define PWR_PDCRF_PF11_Pos (11U)
7374 #define PWR_PDCRF_PF11_Msk (0x1UL << PWR_PDCRF_PF11_Pos) /*!< 0x00000800 */
7375 #define PWR_PDCRF_PF11 PWR_PDCRF_PF11_Msk /*!< Port PF11 Pull-Down set */
7376 #define PWR_PDCRF_PF10_Pos (10U)
7377 #define PWR_PDCRF_PF10_Msk (0x1UL << PWR_PDCRF_PF10_Pos) /*!< 0x00000400 */
7378 #define PWR_PDCRF_PF10 PWR_PDCRF_PF10_Msk /*!< Port PF10 Pull-Down set */
7379 #define PWR_PDCRF_PF9_Pos (9U)
7380 #define PWR_PDCRF_PF9_Msk (0x1UL << PWR_PDCRF_PF9_Pos) /*!< 0x00000200 */
7381 #define PWR_PDCRF_PF9 PWR_PDCRF_PF9_Msk /*!< Port PF9 Pull-Down set */
7382 #define PWR_PDCRF_PF8_Pos (8U)
7383 #define PWR_PDCRF_PF8_Msk (0x1UL << PWR_PDCRF_PF8_Pos) /*!< 0x00000100 */
7384 #define PWR_PDCRF_PF8 PWR_PDCRF_PF8_Msk /*!< Port PF8 Pull-Down set */
7385 #define PWR_PDCRF_PF7_Pos (7U)
7386 #define PWR_PDCRF_PF7_Msk (0x1UL << PWR_PDCRF_PF7_Pos) /*!< 0x00000080 */
7387 #define PWR_PDCRF_PF7 PWR_PDCRF_PF7_Msk /*!< Port PF7 Pull-Down set */
7388 #define PWR_PDCRF_PF6_Pos (6U)
7389 #define PWR_PDCRF_PF6_Msk (0x1UL << PWR_PDCRF_PF6_Pos) /*!< 0x00000040 */
7390 #define PWR_PDCRF_PF6 PWR_PDCRF_PF6_Msk /*!< Port PF6 Pull-Down set */
7391 #define PWR_PDCRF_PF5_Pos (5U)
7392 #define PWR_PDCRF_PF5_Msk (0x1UL << PWR_PDCRF_PF5_Pos) /*!< 0x00000020 */
7393 #define PWR_PDCRF_PF5 PWR_PDCRF_PF5_Msk /*!< Port PF5 Pull-Down set */
7394 #define PWR_PDCRF_PF4_Pos (4U)
7395 #define PWR_PDCRF_PF4_Msk (0x1UL << PWR_PDCRF_PF4_Pos) /*!< 0x00000010 */
7396 #define PWR_PDCRF_PF4 PWR_PDCRF_PF4_Msk /*!< Port PF4 Pull-Down set */
7397 #define PWR_PDCRF_PF3_Pos (3U)
7398 #define PWR_PDCRF_PF3_Msk (0x1UL << PWR_PDCRF_PF3_Pos) /*!< 0x00000008 */
7399 #define PWR_PDCRF_PF3 PWR_PDCRF_PF3_Msk /*!< Port PF3 Pull-Down set */
7400 #define PWR_PDCRF_PF2_Pos (2U)
7401 #define PWR_PDCRF_PF2_Msk (0x1UL << PWR_PDCRF_PF2_Pos) /*!< 0x00000004 */
7402 #define PWR_PDCRF_PF2 PWR_PDCRF_PF2_Msk /*!< Port PF2 Pull-Down set */
7403 #define PWR_PDCRF_PF1_Pos (1U)
7404 #define PWR_PDCRF_PF1_Msk (0x1UL << PWR_PDCRF_PF1_Pos) /*!< 0x00000002 */
7405 #define PWR_PDCRF_PF1 PWR_PDCRF_PF1_Msk /*!< Port PF1 Pull-Down set */
7406 #define PWR_PDCRF_PF0_Pos (0U)
7407 #define PWR_PDCRF_PF0_Msk (0x1UL << PWR_PDCRF_PF0_Pos) /*!< 0x00000001 */
7408 #define PWR_PDCRF_PF0 PWR_PDCRF_PF0_Msk /*!< Port PF0 Pull-Down set */
7409
7410 /******************** Bit definition for PWR_PUCRG register ********************/
7411 #define PWR_PUCRG_PG15_Pos (15U)
7412 #define PWR_PUCRG_PG15_Msk (0x1UL << PWR_PUCRG_PG15_Pos) /*!< 0x00008000 */
7413 #define PWR_PUCRG_PG15 PWR_PUCRG_PG15_Msk /*!< Port PG15 Pull-Up set */
7414 #define PWR_PUCRG_PG14_Pos (14U)
7415 #define PWR_PUCRG_PG14_Msk (0x1UL << PWR_PUCRG_PG14_Pos) /*!< 0x00004000 */
7416 #define PWR_PUCRG_PG14 PWR_PUCRG_PG14_Msk /*!< Port PG14 Pull-Up set */
7417 #define PWR_PUCRG_PG13_Pos (13U)
7418 #define PWR_PUCRG_PG13_Msk (0x1UL << PWR_PUCRG_PG13_Pos) /*!< 0x00002000 */
7419 #define PWR_PUCRG_PG13 PWR_PUCRG_PG13_Msk /*!< Port PG13 Pull-Up set */
7420 #define PWR_PUCRG_PG12_Pos (12U)
7421 #define PWR_PUCRG_PG12_Msk (0x1UL << PWR_PUCRG_PG12_Pos) /*!< 0x00001000 */
7422 #define PWR_PUCRG_PG12 PWR_PUCRG_PG12_Msk /*!< Port PG12 Pull-Up set */
7423 #define PWR_PUCRG_PG11_Pos (11U)
7424 #define PWR_PUCRG_PG11_Msk (0x1UL << PWR_PUCRG_PG11_Pos) /*!< 0x00000800 */
7425 #define PWR_PUCRG_PG11 PWR_PUCRG_PG11_Msk /*!< Port PG11 Pull-Up set */
7426 #define PWR_PUCRG_PG10_Pos (10U)
7427 #define PWR_PUCRG_PG10_Msk (0x1UL << PWR_PUCRG_PG10_Pos) /*!< 0x00000400 */
7428 #define PWR_PUCRG_PG10 PWR_PUCRG_PG10_Msk /*!< Port PG10 Pull-Up set */
7429 #define PWR_PUCRG_PG9_Pos (9U)
7430 #define PWR_PUCRG_PG9_Msk (0x1UL << PWR_PUCRG_PG9_Pos) /*!< 0x00000200 */
7431 #define PWR_PUCRG_PG9 PWR_PUCRG_PG9_Msk /*!< Port PG9 Pull-Up set */
7432 #define PWR_PUCRG_PG8_Pos (8U)
7433 #define PWR_PUCRG_PG8_Msk (0x1UL << PWR_PUCRG_PG8_Pos) /*!< 0x00000100 */
7434 #define PWR_PUCRG_PG8 PWR_PUCRG_PG8_Msk /*!< Port PG8 Pull-Up set */
7435 #define PWR_PUCRG_PG7_Pos (7U)
7436 #define PWR_PUCRG_PG7_Msk (0x1UL << PWR_PUCRG_PG7_Pos) /*!< 0x00000080 */
7437 #define PWR_PUCRG_PG7 PWR_PUCRG_PG7_Msk /*!< Port PG7 Pull-Up set */
7438 #define PWR_PUCRG_PG6_Pos (6U)
7439 #define PWR_PUCRG_PG6_Msk (0x1UL << PWR_PUCRG_PG6_Pos) /*!< 0x00000040 */
7440 #define PWR_PUCRG_PG6 PWR_PUCRG_PG6_Msk /*!< Port PG6 Pull-Up set */
7441 #define PWR_PUCRG_PG5_Pos (5U)
7442 #define PWR_PUCRG_PG5_Msk (0x1UL << PWR_PUCRG_PG5_Pos) /*!< 0x00000020 */
7443 #define PWR_PUCRG_PG5 PWR_PUCRG_PG5_Msk /*!< Port PG5 Pull-Up set */
7444 #define PWR_PUCRG_PG4_Pos (4U)
7445 #define PWR_PUCRG_PG4_Msk (0x1UL << PWR_PUCRG_PG4_Pos) /*!< 0x00000010 */
7446 #define PWR_PUCRG_PG4 PWR_PUCRG_PG4_Msk /*!< Port PG4 Pull-Up set */
7447 #define PWR_PUCRG_PG3_Pos (3U)
7448 #define PWR_PUCRG_PG3_Msk (0x1UL << PWR_PUCRG_PG3_Pos) /*!< 0x00000008 */
7449 #define PWR_PUCRG_PG3 PWR_PUCRG_PG3_Msk /*!< Port PG3 Pull-Up set */
7450 #define PWR_PUCRG_PG2_Pos (2U)
7451 #define PWR_PUCRG_PG2_Msk (0x1UL << PWR_PUCRG_PG2_Pos) /*!< 0x00000004 */
7452 #define PWR_PUCRG_PG2 PWR_PUCRG_PG2_Msk /*!< Port PG2 Pull-Up set */
7453 #define PWR_PUCRG_PG1_Pos (1U)
7454 #define PWR_PUCRG_PG1_Msk (0x1UL << PWR_PUCRG_PG1_Pos) /*!< 0x00000002 */
7455 #define PWR_PUCRG_PG1 PWR_PUCRG_PG1_Msk /*!< Port PG1 Pull-Up set */
7456 #define PWR_PUCRG_PG0_Pos (0U)
7457 #define PWR_PUCRG_PG0_Msk (0x1UL << PWR_PUCRG_PG0_Pos) /*!< 0x00000001 */
7458 #define PWR_PUCRG_PG0 PWR_PUCRG_PG0_Msk /*!< Port PG0 Pull-Up set */
7459
7460 /******************** Bit definition for PWR_PDCRG register ********************/
7461 #define PWR_PDCRG_PG10_Pos (10U)
7462 #define PWR_PDCRG_PG10_Msk (0x1UL << PWR_PDCRG_PG10_Pos) /*!< 0x00000400 */
7463 #define PWR_PDCRG_PG10 PWR_PDCRG_PG10_Msk /*!< Port PG10 Pull-Down set */
7464 #define PWR_PDCRG_PG9_Pos (9U)
7465 #define PWR_PDCRG_PG9_Msk (0x1UL << PWR_PDCRG_PG9_Pos) /*!< 0x00000200 */
7466 #define PWR_PDCRG_PG9 PWR_PDCRG_PG9_Msk /*!< Port PG9 Pull-Down set */
7467 #define PWR_PDCRG_PG8_Pos (8U)
7468 #define PWR_PDCRG_PG8_Msk (0x1UL << PWR_PDCRG_PG8_Pos) /*!< 0x00000100 */
7469 #define PWR_PDCRG_PG8 PWR_PDCRG_PG8_Msk /*!< Port PG8 Pull-Down set */
7470 #define PWR_PDCRG_PG7_Pos (7U)
7471 #define PWR_PDCRG_PG7_Msk (0x1UL << PWR_PDCRG_PG7_Pos) /*!< 0x00000080 */
7472 #define PWR_PDCRG_PG7 PWR_PDCRG_PG7_Msk /*!< Port PG7 Pull-Down set */
7473 #define PWR_PDCRG_PG6_Pos (6U)
7474 #define PWR_PDCRG_PG6_Msk (0x1UL << PWR_PDCRG_PG6_Pos) /*!< 0x00000040 */
7475 #define PWR_PDCRG_PG6 PWR_PDCRG_PG6_Msk /*!< Port PG6 Pull-Down set */
7476 #define PWR_PDCRG_PG5_Pos (5U)
7477 #define PWR_PDCRG_PG5_Msk (0x1UL << PWR_PDCRG_PG5_Pos) /*!< 0x00000020 */
7478 #define PWR_PDCRG_PG5 PWR_PDCRG_PG5_Msk /*!< Port PG5 Pull-Down set */
7479 #define PWR_PDCRG_PG4_Pos (4U)
7480 #define PWR_PDCRG_PG4_Msk (0x1UL << PWR_PDCRG_PG4_Pos) /*!< 0x00000010 */
7481 #define PWR_PDCRG_PG4 PWR_PDCRG_PG4_Msk /*!< Port PG4 Pull-Down set */
7482 #define PWR_PDCRG_PG3_Pos (3U)
7483 #define PWR_PDCRG_PG3_Msk (0x1UL << PWR_PDCRG_PG3_Pos) /*!< 0x00000008 */
7484 #define PWR_PDCRG_PG3 PWR_PDCRG_PG3_Msk /*!< Port PG3 Pull-Down set */
7485 #define PWR_PDCRG_PG2_Pos (2U)
7486 #define PWR_PDCRG_PG2_Msk (0x1UL << PWR_PDCRG_PG2_Pos) /*!< 0x00000004 */
7487 #define PWR_PDCRG_PG2 PWR_PDCRG_PG2_Msk /*!< Port PG2 Pull-Down set */
7488 #define PWR_PDCRG_PG1_Pos (1U)
7489 #define PWR_PDCRG_PG1_Msk (0x1UL << PWR_PDCRG_PG1_Pos) /*!< 0x00000002 */
7490 #define PWR_PDCRG_PG1 PWR_PDCRG_PG1_Msk /*!< Port PG1 Pull-Down set */
7491 #define PWR_PDCRG_PG0_Pos (0U)
7492 #define PWR_PDCRG_PG0_Msk (0x1UL << PWR_PDCRG_PG0_Pos) /*!< 0x00000001 */
7493 #define PWR_PDCRG_PG0 PWR_PDCRG_PG0_Msk /*!< Port PG0 Pull-Down set */
7494
7495 /******************** Bit definition for PWR_CR5 register ********************/
7496 #define PWR_CR5_R1MODE_Pos (8U)
7497 #define PWR_CR5_R1MODE_Msk (0x1U << PWR_CR5_R1MODE_Pos) /*!< 0x00000100 */
7498 #define PWR_CR5_R1MODE PWR_CR5_R1MODE_Msk /*!< selection for Main Regulator in Range1 */
7499
7500
7501 /******************************************************************************/
7502 /* */
7503 /* Reset and Clock Control */
7504 /* */
7505 /******************************************************************************/
7506 /*
7507 * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)
7508 */
7509
7510 #define RCC_HSI48_SUPPORT
7511 #define RCC_PLLP_DIV_2_31_SUPPORT
7512
7513 /******************** Bit definition for RCC_CR register ********************/
7514 #define RCC_CR_HSION_Pos (8U)
7515 #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000100 */
7516 #define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed oscillator (HSI16) clock enable */
7517 #define RCC_CR_HSIKERON_Pos (9U)
7518 #define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) /*!< 0x00000200 */
7519 #define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk /*!< Internal High Speed oscillator (HSI16) clock enable for some IPs Kernel */
7520 #define RCC_CR_HSIRDY_Pos (10U)
7521 #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000400 */
7522 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed oscillator (HSI16) clock ready flag */
7523
7524 #define RCC_CR_HSEON_Pos (16U)
7525 #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
7526 #define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed oscillator (HSE) clock enable */
7527 #define RCC_CR_HSERDY_Pos (17U)
7528 #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
7529 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed oscillator (HSE) clock ready */
7530 #define RCC_CR_HSEBYP_Pos (18U)
7531 #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
7532 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed oscillator (HSE) clock bypass */
7533 #define RCC_CR_CSSON_Pos (19U)
7534 #define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
7535 #define RCC_CR_CSSON RCC_CR_CSSON_Msk /*!< HSE Clock Security System enable */
7536
7537 #define RCC_CR_PLLON_Pos (24U)
7538 #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
7539 #define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< System PLL clock enable */
7540 #define RCC_CR_PLLRDY_Pos (25U)
7541 #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
7542 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< System PLL clock ready */
7543
7544 /******************** Bit definition for RCC_ICSCR register ***************/
7545 /*!< HSICAL configuration */
7546 #define RCC_ICSCR_HSICAL_Pos (16U)
7547 #define RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00FF0000 */
7548 #define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk /*!< HSICAL[7:0] bits */
7549 #define RCC_ICSCR_HSICAL_0 (0x01UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00010000 */
7550 #define RCC_ICSCR_HSICAL_1 (0x02UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00020000 */
7551 #define RCC_ICSCR_HSICAL_2 (0x04UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00040000 */
7552 #define RCC_ICSCR_HSICAL_3 (0x08UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00080000 */
7553 #define RCC_ICSCR_HSICAL_4 (0x10UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00100000 */
7554 #define RCC_ICSCR_HSICAL_5 (0x20UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00200000 */
7555 #define RCC_ICSCR_HSICAL_6 (0x40UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00400000 */
7556 #define RCC_ICSCR_HSICAL_7 (0x80UL << RCC_ICSCR_HSICAL_Pos) /*!< 0x00800000 */
7557
7558 /*!< HSITRIM configuration */
7559 #define RCC_ICSCR_HSITRIM_Pos (24U)
7560 #define RCC_ICSCR_HSITRIM_Msk (0x7FUL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x7F000000 */
7561 #define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk /*!< HSITRIM[6:0] bits */
7562 #define RCC_ICSCR_HSITRIM_0 (0x01UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x01000000 */
7563 #define RCC_ICSCR_HSITRIM_1 (0x02UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x02000000 */
7564 #define RCC_ICSCR_HSITRIM_2 (0x04UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x04000000 */
7565 #define RCC_ICSCR_HSITRIM_3 (0x08UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x08000000 */
7566 #define RCC_ICSCR_HSITRIM_4 (0x10UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x10000000 */
7567 #define RCC_ICSCR_HSITRIM_5 (0x20UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x20000000 */
7568 #define RCC_ICSCR_HSITRIM_6 (0x40UL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x40000000 */
7569
7570 /******************** Bit definition for RCC_CFGR register ******************/
7571 /*!< SW configuration */
7572 #define RCC_CFGR_SW_Pos (0U)
7573 #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
7574 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
7575 #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
7576 #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
7577
7578 #define RCC_CFGR_SW_HSI (0x00000001U) /*!< HSI16 oscillator selection as system clock */
7579 #define RCC_CFGR_SW_HSE (0x00000002U) /*!< HSE oscillator selection as system clock */
7580 #define RCC_CFGR_SW_PLL (0x00000003U) /*!< PLL selection as system clock */
7581
7582 /*!< SWS configuration */
7583 #define RCC_CFGR_SWS_Pos (2U)
7584 #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
7585 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
7586 #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
7587 #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
7588
7589 #define RCC_CFGR_SWS_HSI (0x00000004U) /*!< HSI16 oscillator used as system clock */
7590 #define RCC_CFGR_SWS_HSE (0x00000008U) /*!< HSE oscillator used as system clock */
7591 #define RCC_CFGR_SWS_PLL (0x0000000CU) /*!< PLL used as system clock */
7592
7593 /*!< HPRE configuration */
7594 #define RCC_CFGR_HPRE_Pos (4U)
7595 #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
7596 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
7597 #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
7598 #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
7599 #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
7600 #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
7601
7602 #define RCC_CFGR_HPRE_DIV1 (0x00000000U) /*!< SYSCLK not divided */
7603 #define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided by 2 */
7604 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided by 4 */
7605 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided by 8 */
7606 #define RCC_CFGR_HPRE_DIV16 (0x000000B0U) /*!< SYSCLK divided by 16 */
7607 #define RCC_CFGR_HPRE_DIV64 (0x000000C0U) /*!< SYSCLK divided by 64 */
7608 #define RCC_CFGR_HPRE_DIV128 (0x000000D0U) /*!< SYSCLK divided by 128 */
7609 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided by 256 */
7610 #define RCC_CFGR_HPRE_DIV512 (0x000000F0U) /*!< SYSCLK divided by 512 */
7611
7612 /*!< PPRE1 configuration */
7613 #define RCC_CFGR_PPRE1_Pos (8U)
7614 #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */
7615 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB2 prescaler) */
7616 #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */
7617 #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */
7618 #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
7619
7620 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divided */
7621 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by 2 */
7622 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by 4 */
7623 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by 8 */
7624 #define RCC_CFGR_PPRE1_DIV16 (0x00000700U) /*!< HCLK divided by 16 */
7625
7626 /*!< PPRE2 configuration */
7627 #define RCC_CFGR_PPRE2_Pos (11U)
7628 #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */
7629 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
7630 #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */
7631 #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */
7632 #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
7633
7634 #define RCC_CFGR_PPRE2_DIV1 (0x00000000U) /*!< HCLK not divided */
7635 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by 2 */
7636 #define RCC_CFGR_PPRE2_DIV4 (0x00002800U) /*!< HCLK divided by 4 */
7637 #define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by 8 */
7638 #define RCC_CFGR_PPRE2_DIV16 (0x00003800U) /*!< HCLK divided by 16 */
7639
7640 /*!< MCOSEL configuration */
7641 #define RCC_CFGR_MCOSEL_Pos (24U)
7642 #define RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos) /*!< 0x0F000000 */
7643 #define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk /*!< MCOSEL [3:0] bits (Clock output selection) */
7644 #define RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x01000000 */
7645 #define RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x02000000 */
7646 #define RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x04000000 */
7647 #define RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x08000000 */
7648
7649 #define RCC_CFGR_MCOPRE_Pos (28U)
7650 #define RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x70000000 */
7651 #define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk /*!< MCO prescaler */
7652 #define RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x10000000 */
7653 #define RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x20000000 */
7654 #define RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x40000000 */
7655
7656 #define RCC_CFGR_MCOPRE_DIV1 (0x00000000U) /*!< MCO is divided by 1 */
7657 #define RCC_CFGR_MCOPRE_DIV2 (0x10000000U) /*!< MCO is divided by 2 */
7658 #define RCC_CFGR_MCOPRE_DIV4 (0x20000000U) /*!< MCO is divided by 4 */
7659 #define RCC_CFGR_MCOPRE_DIV8 (0x30000000U) /*!< MCO is divided by 8 */
7660 #define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */
7661
7662 /* Legacy aliases */
7663 #define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE
7664 #define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1
7665 #define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2
7666 #define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4
7667 #define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8
7668 #define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16
7669
7670 /******************** Bit definition for RCC_PLLCFGR register ***************/
7671 #define RCC_PLLCFGR_PLLSRC_Pos (0U)
7672 #define RCC_PLLCFGR_PLLSRC_Msk (0x3UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00000003 */
7673 #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
7674 #define RCC_PLLCFGR_PLLSRC_0 (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00000001 */
7675 #define RCC_PLLCFGR_PLLSRC_1 (0x2UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00000002 */
7676
7677 #define RCC_PLLCFGR_PLLSRC_HSI_Pos (1U)
7678 #define RCC_PLLCFGR_PLLSRC_HSI_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos)/*!< 0x00000002 */
7679 #define RCC_PLLCFGR_PLLSRC_HSI RCC_PLLCFGR_PLLSRC_HSI_Msk /*!< HSI16 oscillator source clock selected */
7680 #define RCC_PLLCFGR_PLLSRC_HSE_Pos (0U)
7681 #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)/*!< 0x00000003 */
7682 #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk /*!< HSE oscillator source clock selected */
7683
7684 #define RCC_PLLCFGR_PLLM_Pos (4U)
7685 #define RCC_PLLCFGR_PLLM_Msk (0xFUL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x000000F0 */
7686 #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
7687 #define RCC_PLLCFGR_PLLM_0 (0x1UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
7688 #define RCC_PLLCFGR_PLLM_1 (0x2UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
7689 #define RCC_PLLCFGR_PLLM_2 (0x4UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000040 */
7690 #define RCC_PLLCFGR_PLLM_3 (0x8UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000080 */
7691
7692 #define RCC_PLLCFGR_PLLN_Pos (8U)
7693 #define RCC_PLLCFGR_PLLN_Msk (0x7FUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007F00 */
7694 #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
7695 #define RCC_PLLCFGR_PLLN_0 (0x01UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
7696 #define RCC_PLLCFGR_PLLN_1 (0x02UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
7697 #define RCC_PLLCFGR_PLLN_2 (0x04UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
7698 #define RCC_PLLCFGR_PLLN_3 (0x08UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
7699 #define RCC_PLLCFGR_PLLN_4 (0x10UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
7700 #define RCC_PLLCFGR_PLLN_5 (0x20UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
7701 #define RCC_PLLCFGR_PLLN_6 (0x40UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
7702
7703 #define RCC_PLLCFGR_PLLPEN_Pos (16U)
7704 #define RCC_PLLCFGR_PLLPEN_Msk (0x1UL << RCC_PLLCFGR_PLLPEN_Pos) /*!< 0x00010000 */
7705 #define RCC_PLLCFGR_PLLPEN RCC_PLLCFGR_PLLPEN_Msk
7706 #define RCC_PLLCFGR_PLLP_Pos (17U)
7707 #define RCC_PLLCFGR_PLLP_Msk (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
7708 #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
7709 #define RCC_PLLCFGR_PLLQEN_Pos (20U)
7710 #define RCC_PLLCFGR_PLLQEN_Msk (0x1UL << RCC_PLLCFGR_PLLQEN_Pos) /*!< 0x00100000 */
7711 #define RCC_PLLCFGR_PLLQEN RCC_PLLCFGR_PLLQEN_Msk
7712
7713 #define RCC_PLLCFGR_PLLQ_Pos (21U)
7714 #define RCC_PLLCFGR_PLLQ_Msk (0x3UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x00600000 */
7715 #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
7716 #define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x00200000 */
7717 #define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x00400000 */
7718
7719 #define RCC_PLLCFGR_PLLREN_Pos (24U)
7720 #define RCC_PLLCFGR_PLLREN_Msk (0x1UL << RCC_PLLCFGR_PLLREN_Pos) /*!< 0x01000000 */
7721 #define RCC_PLLCFGR_PLLREN RCC_PLLCFGR_PLLREN_Msk
7722 #define RCC_PLLCFGR_PLLR_Pos (25U)
7723 #define RCC_PLLCFGR_PLLR_Msk (0x3UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x06000000 */
7724 #define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
7725 #define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x02000000 */
7726 #define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x04000000 */
7727
7728 #define RCC_PLLCFGR_PLLPDIV_Pos (27U)
7729 #define RCC_PLLCFGR_PLLPDIV_Msk (0x1FUL << RCC_PLLCFGR_PLLPDIV_Pos)/*!< 0xF8000000 */
7730 #define RCC_PLLCFGR_PLLPDIV RCC_PLLCFGR_PLLPDIV_Msk
7731 #define RCC_PLLCFGR_PLLPDIV_0 (0x01UL << RCC_PLLCFGR_PLLPDIV_Pos)/*!< 0x08000000 */
7732 #define RCC_PLLCFGR_PLLPDIV_1 (0x02UL << RCC_PLLCFGR_PLLPDIV_Pos)/*!< 0x10000000 */
7733 #define RCC_PLLCFGR_PLLPDIV_2 (0x04UL << RCC_PLLCFGR_PLLPDIV_Pos)/*!< 0x20000000 */
7734 #define RCC_PLLCFGR_PLLPDIV_3 (0x08UL << RCC_PLLCFGR_PLLPDIV_Pos)/*!< 0x40000000 */
7735 #define RCC_PLLCFGR_PLLPDIV_4 (0x10UL << RCC_PLLCFGR_PLLPDIV_Pos)/*!< 0x80000000 */
7736
7737 /******************** Bit definition for RCC_CIER register ******************/
7738 #define RCC_CIER_LSIRDYIE_Pos (0U)
7739 #define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) /*!< 0x00000001 */
7740 #define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk
7741 #define RCC_CIER_LSERDYIE_Pos (1U)
7742 #define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) /*!< 0x00000002 */
7743 #define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk
7744 #define RCC_CIER_HSIRDYIE_Pos (3U)
7745 #define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) /*!< 0x00000008 */
7746 #define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk
7747 #define RCC_CIER_HSERDYIE_Pos (4U)
7748 #define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) /*!< 0x00000010 */
7749 #define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk
7750 #define RCC_CIER_PLLRDYIE_Pos (5U)
7751 #define RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos) /*!< 0x00000020 */
7752 #define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk
7753 #define RCC_CIER_LSECSSIE_Pos (9U)
7754 #define RCC_CIER_LSECSSIE_Msk (0x1UL << RCC_CIER_LSECSSIE_Pos) /*!< 0x00000200 */
7755 #define RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE_Msk
7756 #define RCC_CIER_HSI48RDYIE_Pos (10U)
7757 #define RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos)/*!< 0x00000400 */
7758 #define RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk
7759
7760 /******************** Bit definition for RCC_CIFR register ******************/
7761 #define RCC_CIFR_LSIRDYF_Pos (0U)
7762 #define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) /*!< 0x00000001 */
7763 #define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk
7764 #define RCC_CIFR_LSERDYF_Pos (1U)
7765 #define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) /*!< 0x00000002 */
7766 #define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk
7767 #define RCC_CIFR_HSIRDYF_Pos (3U)
7768 #define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) /*!< 0x00000008 */
7769 #define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk
7770 #define RCC_CIFR_HSERDYF_Pos (4U)
7771 #define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) /*!< 0x00000010 */
7772 #define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk
7773 #define RCC_CIFR_PLLRDYF_Pos (5U)
7774 #define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) /*!< 0x00000020 */
7775 #define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk
7776 #define RCC_CIFR_CSSF_Pos (8U)
7777 #define RCC_CIFR_CSSF_Msk (0x1UL << RCC_CIFR_CSSF_Pos) /*!< 0x00000100 */
7778 #define RCC_CIFR_CSSF RCC_CIFR_CSSF_Msk
7779 #define RCC_CIFR_LSECSSF_Pos (9U)
7780 #define RCC_CIFR_LSECSSF_Msk (0x1UL << RCC_CIFR_LSECSSF_Pos) /*!< 0x00000200 */
7781 #define RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF_Msk
7782 #define RCC_CIFR_HSI48RDYF_Pos (10U)
7783 #define RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos) /*!< 0x00000400 */
7784 #define RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk
7785
7786 /******************** Bit definition for RCC_CICR register ******************/
7787 #define RCC_CICR_LSIRDYC_Pos (0U)
7788 #define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) /*!< 0x00000001 */
7789 #define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk
7790 #define RCC_CICR_LSERDYC_Pos (1U)
7791 #define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) /*!< 0x00000002 */
7792 #define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk
7793 #define RCC_CICR_HSIRDYC_Pos (3U)
7794 #define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) /*!< 0x00000008 */
7795 #define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk
7796 #define RCC_CICR_HSERDYC_Pos (4U)
7797 #define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) /*!< 0x00000010 */
7798 #define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk
7799 #define RCC_CICR_PLLRDYC_Pos (5U)
7800 #define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) /*!< 0x00000020 */
7801 #define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk
7802 #define RCC_CICR_CSSC_Pos (8U)
7803 #define RCC_CICR_CSSC_Msk (0x1UL << RCC_CICR_CSSC_Pos) /*!< 0x00000100 */
7804 #define RCC_CICR_CSSC RCC_CICR_CSSC_Msk
7805 #define RCC_CICR_LSECSSC_Pos (9U)
7806 #define RCC_CICR_LSECSSC_Msk (0x1UL << RCC_CICR_LSECSSC_Pos) /*!< 0x00000200 */
7807 #define RCC_CICR_LSECSSC RCC_CICR_LSECSSC_Msk
7808 #define RCC_CICR_HSI48RDYC_Pos (10U)
7809 #define RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos) /*!< 0x00000400 */
7810 #define RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk
7811
7812 /******************** Bit definition for RCC_AHB1RSTR register **************/
7813 #define RCC_AHB1RSTR_DMA1RST_Pos (0U)
7814 #define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)/*!< 0x00000001 */
7815 #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
7816 #define RCC_AHB1RSTR_DMA2RST_Pos (1U)
7817 #define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)/*!< 0x00000002 */
7818 #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
7819 #define RCC_AHB1RSTR_DMAMUX1RST_Pos (2U)
7820 #define RCC_AHB1RSTR_DMAMUX1RST_Msk (0x1UL << RCC_AHB1RSTR_DMAMUX1RST_Pos)/*!< 0x00000004 */
7821 #define RCC_AHB1RSTR_DMAMUX1RST RCC_AHB1RSTR_DMAMUX1RST_Msk
7822 #define RCC_AHB1RSTR_CORDICRST_Pos (3U)
7823 #define RCC_AHB1RSTR_CORDICRST_Msk (0x1UL << RCC_AHB1RSTR_CORDICRST_Pos)/*!< 0x00000008 */
7824 #define RCC_AHB1RSTR_CORDICRST RCC_AHB1RSTR_CORDICRST_Msk
7825 #define RCC_AHB1RSTR_FMACRST_Pos (4U)
7826 #define RCC_AHB1RSTR_FMACRST_Msk (0x1UL << RCC_AHB1RSTR_FMACRST_Pos) /*!< 0x00000010 */
7827 #define RCC_AHB1RSTR_FMACRST RCC_AHB1RSTR_FMACRST_Msk
7828 #define RCC_AHB1RSTR_FLASHRST_Pos (8U)
7829 #define RCC_AHB1RSTR_FLASHRST_Msk (0x1UL << RCC_AHB1RSTR_FLASHRST_Pos)/*!< 0x00000100 */
7830 #define RCC_AHB1RSTR_FLASHRST RCC_AHB1RSTR_FLASHRST_Msk
7831 #define RCC_AHB1RSTR_CRCRST_Pos (12U)
7832 #define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)/*!< 0x00001000 */
7833 #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
7834
7835 /******************** Bit definition for RCC_AHB2RSTR register **************/
7836 #define RCC_AHB2RSTR_GPIOARST_Pos (0U)
7837 #define RCC_AHB2RSTR_GPIOARST_Msk (0x1UL << RCC_AHB2RSTR_GPIOARST_Pos)/*!< 0x00000001 */
7838 #define RCC_AHB2RSTR_GPIOARST RCC_AHB2RSTR_GPIOARST_Msk
7839 #define RCC_AHB2RSTR_GPIOBRST_Pos (1U)
7840 #define RCC_AHB2RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOBRST_Pos)/*!< 0x00000002 */
7841 #define RCC_AHB2RSTR_GPIOBRST RCC_AHB2RSTR_GPIOBRST_Msk
7842 #define RCC_AHB2RSTR_GPIOCRST_Pos (2U)
7843 #define RCC_AHB2RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOCRST_Pos)/*!< 0x00000004 */
7844 #define RCC_AHB2RSTR_GPIOCRST RCC_AHB2RSTR_GPIOCRST_Msk
7845 #define RCC_AHB2RSTR_GPIODRST_Pos (3U)
7846 #define RCC_AHB2RSTR_GPIODRST_Msk (0x1UL << RCC_AHB2RSTR_GPIODRST_Pos)/*!< 0x00000008 */
7847 #define RCC_AHB2RSTR_GPIODRST RCC_AHB2RSTR_GPIODRST_Msk
7848 #define RCC_AHB2RSTR_GPIOERST_Pos (4U)
7849 #define RCC_AHB2RSTR_GPIOERST_Msk (0x1UL << RCC_AHB2RSTR_GPIOERST_Pos)/*!< 0x00000010 */
7850 #define RCC_AHB2RSTR_GPIOERST RCC_AHB2RSTR_GPIOERST_Msk
7851 #define RCC_AHB2RSTR_GPIOFRST_Pos (5U)
7852 #define RCC_AHB2RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOFRST_Pos)/*!< 0x00000020 */
7853 #define RCC_AHB2RSTR_GPIOFRST RCC_AHB2RSTR_GPIOFRST_Msk
7854 #define RCC_AHB2RSTR_GPIOGRST_Pos (6U)
7855 #define RCC_AHB2RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOGRST_Pos)/*!< 0x00000040 */
7856 #define RCC_AHB2RSTR_GPIOGRST RCC_AHB2RSTR_GPIOGRST_Msk
7857 #define RCC_AHB2RSTR_ADC12RST_Pos (13U)
7858 #define RCC_AHB2RSTR_ADC12RST_Msk (0x1UL << RCC_AHB2RSTR_ADC12RST_Pos)/*!< 0x00002000 */
7859 #define RCC_AHB2RSTR_ADC12RST RCC_AHB2RSTR_ADC12RST_Msk
7860 #define RCC_AHB2RSTR_DAC1RST_Pos (16U)
7861 #define RCC_AHB2RSTR_DAC1RST_Msk (0x1UL << RCC_AHB2RSTR_DAC1RST_Pos)/*!< 0x00010000 */
7862 #define RCC_AHB2RSTR_DAC1RST RCC_AHB2RSTR_DAC1RST_Msk
7863 #define RCC_AHB2RSTR_DAC3RST_Pos (18U)
7864 #define RCC_AHB2RSTR_DAC3RST_Msk (0x1UL << RCC_AHB2RSTR_DAC3RST_Pos)/*!< 0x00040000 */
7865 #define RCC_AHB2RSTR_DAC3RST RCC_AHB2RSTR_DAC3RST_Msk
7866 #define RCC_AHB2RSTR_RNGRST_Pos (26U)
7867 #define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)/*!< 0x04000000 */
7868 #define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
7869
7870 /******************** Bit definition for RCC_AHB3RSTR register **************/
7871 #define RCC_AHB3RSTR_QSPIRST_Pos (8U)
7872 #define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)/*!< 0x00000100 */
7873 #define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
7874
7875 /******************** Bit definition for RCC_APB1RSTR1 register **************/
7876 #define RCC_APB1RSTR1_TIM2RST_Pos (0U)
7877 #define RCC_APB1RSTR1_TIM2RST_Msk (0x1UL << RCC_APB1RSTR1_TIM2RST_Pos)/*!< 0x00000001 */
7878 #define RCC_APB1RSTR1_TIM2RST RCC_APB1RSTR1_TIM2RST_Msk
7879 #define RCC_APB1RSTR1_TIM3RST_Pos (1U)
7880 #define RCC_APB1RSTR1_TIM3RST_Msk (0x1UL << RCC_APB1RSTR1_TIM3RST_Pos)/*!< 0x00000002 */
7881 #define RCC_APB1RSTR1_TIM3RST RCC_APB1RSTR1_TIM3RST_Msk
7882 #define RCC_APB1RSTR1_TIM4RST_Pos (2U)
7883 #define RCC_APB1RSTR1_TIM4RST_Msk (0x1UL << RCC_APB1RSTR1_TIM4RST_Pos)/*!< 0x00000004 */
7884 #define RCC_APB1RSTR1_TIM4RST RCC_APB1RSTR1_TIM4RST_Msk
7885 #define RCC_APB1RSTR1_TIM5RST_Pos (3U)
7886 #define RCC_APB1RSTR1_TIM5RST_Msk (0x1UL << RCC_APB1RSTR1_TIM5RST_Pos)/*!< 0x00000008 */
7887 #define RCC_APB1RSTR1_TIM5RST RCC_APB1RSTR1_TIM5RST_Msk
7888 #define RCC_APB1RSTR1_TIM6RST_Pos (4U)
7889 #define RCC_APB1RSTR1_TIM6RST_Msk (0x1UL << RCC_APB1RSTR1_TIM6RST_Pos)/*!< 0x00000010 */
7890 #define RCC_APB1RSTR1_TIM6RST RCC_APB1RSTR1_TIM6RST_Msk
7891 #define RCC_APB1RSTR1_TIM7RST_Pos (5U)
7892 #define RCC_APB1RSTR1_TIM7RST_Msk (0x1UL << RCC_APB1RSTR1_TIM7RST_Pos)/*!< 0x00000020 */
7893 #define RCC_APB1RSTR1_TIM7RST RCC_APB1RSTR1_TIM7RST_Msk
7894 #define RCC_APB1RSTR1_CRSRST_Pos (8U)
7895 #define RCC_APB1RSTR1_CRSRST_Msk (0x1UL << RCC_APB1RSTR1_CRSRST_Pos)/*!< 0x00000100 */
7896 #define RCC_APB1RSTR1_CRSRST RCC_APB1RSTR1_CRSRST_Msk
7897 #define RCC_APB1RSTR1_SPI2RST_Pos (14U)
7898 #define RCC_APB1RSTR1_SPI2RST_Msk (0x1UL << RCC_APB1RSTR1_SPI2RST_Pos)/*!< 0x00004000 */
7899 #define RCC_APB1RSTR1_SPI2RST RCC_APB1RSTR1_SPI2RST_Msk
7900 #define RCC_APB1RSTR1_SPI3RST_Pos (15U)
7901 #define RCC_APB1RSTR1_SPI3RST_Msk (0x1UL << RCC_APB1RSTR1_SPI3RST_Pos)/*!< 0x00008000 */
7902 #define RCC_APB1RSTR1_SPI3RST RCC_APB1RSTR1_SPI3RST_Msk
7903 #define RCC_APB1RSTR1_USART2RST_Pos (17U)
7904 #define RCC_APB1RSTR1_USART2RST_Msk (0x1UL << RCC_APB1RSTR1_USART2RST_Pos)/*!< 0x00020000 */
7905 #define RCC_APB1RSTR1_USART2RST RCC_APB1RSTR1_USART2RST_Msk
7906 #define RCC_APB1RSTR1_USART3RST_Pos (18U)
7907 #define RCC_APB1RSTR1_USART3RST_Msk (0x1UL << RCC_APB1RSTR1_USART3RST_Pos)/*!< 0x00040000 */
7908 #define RCC_APB1RSTR1_USART3RST RCC_APB1RSTR1_USART3RST_Msk
7909 #define RCC_APB1RSTR1_UART4RST_Pos (19U)
7910 #define RCC_APB1RSTR1_UART4RST_Msk (0x1UL << RCC_APB1RSTR1_UART4RST_Pos)/*!< 0x00080000 */
7911 #define RCC_APB1RSTR1_UART4RST RCC_APB1RSTR1_UART4RST_Msk
7912 #define RCC_APB1RSTR1_UART5RST_Pos (20U)
7913 #define RCC_APB1RSTR1_UART5RST_Msk (0x1UL << RCC_APB1RSTR1_UART5RST_Pos)/*!< 0x00100000 */
7914 #define RCC_APB1RSTR1_UART5RST RCC_APB1RSTR1_UART5RST_Msk
7915 #define RCC_APB1RSTR1_I2C1RST_Pos (21U)
7916 #define RCC_APB1RSTR1_I2C1RST_Msk (0x1UL << RCC_APB1RSTR1_I2C1RST_Pos)/*!< 0x00200000 */
7917 #define RCC_APB1RSTR1_I2C1RST RCC_APB1RSTR1_I2C1RST_Msk
7918 #define RCC_APB1RSTR1_I2C2RST_Pos (22U)
7919 #define RCC_APB1RSTR1_I2C2RST_Msk (0x1UL << RCC_APB1RSTR1_I2C2RST_Pos)/*!< 0x00400000 */
7920 #define RCC_APB1RSTR1_I2C2RST RCC_APB1RSTR1_I2C2RST_Msk
7921 #define RCC_APB1RSTR1_USBRST_Pos (23U)
7922 #define RCC_APB1RSTR1_USBRST_Msk (0x1UL << RCC_APB1RSTR1_USBRST_Pos)/*!< 0x00800000 */
7923 #define RCC_APB1RSTR1_USBRST RCC_APB1RSTR1_USBRST_Msk
7924 #define RCC_APB1RSTR1_FDCANRST_Pos (25U)
7925 #define RCC_APB1RSTR1_FDCANRST_Msk (0x1UL << RCC_APB1RSTR1_FDCANRST_Pos)/*!< 0x02000000 */
7926 #define RCC_APB1RSTR1_FDCANRST RCC_APB1RSTR1_FDCANRST_Msk
7927 #define RCC_APB1RSTR1_PWRRST_Pos (28U)
7928 #define RCC_APB1RSTR1_PWRRST_Msk (0x1UL << RCC_APB1RSTR1_PWRRST_Pos)/*!< 0x10000000 */
7929 #define RCC_APB1RSTR1_PWRRST RCC_APB1RSTR1_PWRRST_Msk
7930 #define RCC_APB1RSTR1_I2C3RST_Pos (30U)
7931 #define RCC_APB1RSTR1_I2C3RST_Msk (0x1UL << RCC_APB1RSTR1_I2C3RST_Pos)/*!< 0x40000000 */
7932 #define RCC_APB1RSTR1_I2C3RST RCC_APB1RSTR1_I2C3RST_Msk
7933 #define RCC_APB1RSTR1_LPTIM1RST_Pos (31U)
7934 #define RCC_APB1RSTR1_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR1_LPTIM1RST_Pos)/*!< 0x80000000 */
7935 #define RCC_APB1RSTR1_LPTIM1RST RCC_APB1RSTR1_LPTIM1RST_Msk
7936
7937 /******************** Bit definition for RCC_APB1RSTR2 register **************/
7938 #define RCC_APB1RSTR2_LPUART1RST_Pos (0U)
7939 #define RCC_APB1RSTR2_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR2_LPUART1RST_Pos)/*!< 0x00000001 */
7940 #define RCC_APB1RSTR2_LPUART1RST RCC_APB1RSTR2_LPUART1RST_Msk
7941 #define RCC_APB1RSTR2_I2C4RST_Pos (1U)
7942 #define RCC_APB1RSTR2_I2C4RST_Msk (0x1UL << RCC_APB1RSTR2_I2C4RST_Pos)/*!< 0x00000002 */
7943 #define RCC_APB1RSTR2_I2C4RST RCC_APB1RSTR2_I2C4RST_Msk
7944 #define RCC_APB1RSTR2_UCPD1RST_Pos (8U)
7945 #define RCC_APB1RSTR2_UCPD1RST_Msk (0x1UL << RCC_APB1RSTR2_UCPD1RST_Pos)/*!< 0x00000100 */
7946 #define RCC_APB1RSTR2_UCPD1RST RCC_APB1RSTR2_UCPD1RST_Msk
7947
7948 /******************** Bit definition for RCC_APB2RSTR register **************/
7949 #define RCC_APB2RSTR_SYSCFGRST_Pos (0U)
7950 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)/*!< 0x00000001 */
7951 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
7952 #define RCC_APB2RSTR_TIM1RST_Pos (11U)
7953 #define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)/*!< 0x00000800 */
7954 #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
7955 #define RCC_APB2RSTR_SPI1RST_Pos (12U)
7956 #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)/*!< 0x00001000 */
7957 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
7958 #define RCC_APB2RSTR_TIM8RST_Pos (13U)
7959 #define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)/*!< 0x00002000 */
7960 #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
7961 #define RCC_APB2RSTR_USART1RST_Pos (14U)
7962 #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)/*!< 0x00004000 */
7963 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
7964 #define RCC_APB2RSTR_SPI4RST_Pos (15U)
7965 #define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)/*!< 0x00008000 */
7966 #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
7967 #define RCC_APB2RSTR_TIM15RST_Pos (16U)
7968 #define RCC_APB2RSTR_TIM15RST_Msk (0x1UL << RCC_APB2RSTR_TIM15RST_Pos)/*!< 0x00010000 */
7969 #define RCC_APB2RSTR_TIM15RST RCC_APB2RSTR_TIM15RST_Msk
7970 #define RCC_APB2RSTR_TIM16RST_Pos (17U)
7971 #define RCC_APB2RSTR_TIM16RST_Msk (0x1UL << RCC_APB2RSTR_TIM16RST_Pos)/*!< 0x00020000 */
7972 #define RCC_APB2RSTR_TIM16RST RCC_APB2RSTR_TIM16RST_Msk
7973 #define RCC_APB2RSTR_TIM17RST_Pos (18U)
7974 #define RCC_APB2RSTR_TIM17RST_Msk (0x1UL << RCC_APB2RSTR_TIM17RST_Pos)/*!< 0x00040000 */
7975 #define RCC_APB2RSTR_TIM17RST RCC_APB2RSTR_TIM17RST_Msk
7976 #define RCC_APB2RSTR_SAI1RST_Pos (21U)
7977 #define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)/*!< 0x00200000 */
7978 #define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
7979
7980 /******************** Bit definition for RCC_AHB1ENR register ***************/
7981 #define RCC_AHB1ENR_DMA1EN_Pos (0U)
7982 #define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00000001 */
7983 #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
7984 #define RCC_AHB1ENR_DMA2EN_Pos (1U)
7985 #define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00000002 */
7986 #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
7987 #define RCC_AHB1ENR_DMAMUX1EN_Pos (2U)
7988 #define RCC_AHB1ENR_DMAMUX1EN_Msk (0x1UL << RCC_AHB1ENR_DMAMUX1EN_Pos)/*!< 0x00000004 */
7989 #define RCC_AHB1ENR_DMAMUX1EN RCC_AHB1ENR_DMAMUX1EN_Msk
7990 #define RCC_AHB1ENR_CORDICEN_Pos (3U)
7991 #define RCC_AHB1ENR_CORDICEN_Msk (0x1UL << RCC_AHB1ENR_CORDICEN_Pos)/*!< 0x00000008 */
7992 #define RCC_AHB1ENR_CORDICEN RCC_AHB1ENR_CORDICEN_Msk
7993 #define RCC_AHB1ENR_FMACEN_Pos (4U)
7994 #define RCC_AHB1ENR_FMACEN_Msk (0x1UL << RCC_AHB1ENR_FMACEN_Pos) /*!< 0x00000010 */
7995 #define RCC_AHB1ENR_FMACEN RCC_AHB1ENR_FMACEN_Msk
7996 #define RCC_AHB1ENR_FLASHEN_Pos (8U)
7997 #define RCC_AHB1ENR_FLASHEN_Msk (0x1UL << RCC_AHB1ENR_FLASHEN_Pos)/*!< 0x00000100 */
7998 #define RCC_AHB1ENR_FLASHEN RCC_AHB1ENR_FLASHEN_Msk
7999 #define RCC_AHB1ENR_CRCEN_Pos (12U)
8000 #define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */
8001 #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
8002
8003 /******************** Bit definition for RCC_AHB2ENR register ***************/
8004 #define RCC_AHB2ENR_GPIOAEN_Pos (0U)
8005 #define RCC_AHB2ENR_GPIOAEN_Msk (0x1UL << RCC_AHB2ENR_GPIOAEN_Pos)/*!< 0x00000001 */
8006 #define RCC_AHB2ENR_GPIOAEN RCC_AHB2ENR_GPIOAEN_Msk
8007 #define RCC_AHB2ENR_GPIOBEN_Pos (1U)
8008 #define RCC_AHB2ENR_GPIOBEN_Msk (0x1UL << RCC_AHB2ENR_GPIOBEN_Pos)/*!< 0x00000002 */
8009 #define RCC_AHB2ENR_GPIOBEN RCC_AHB2ENR_GPIOBEN_Msk
8010 #define RCC_AHB2ENR_GPIOCEN_Pos (2U)
8011 #define RCC_AHB2ENR_GPIOCEN_Msk (0x1UL << RCC_AHB2ENR_GPIOCEN_Pos)/*!< 0x00000004 */
8012 #define RCC_AHB2ENR_GPIOCEN RCC_AHB2ENR_GPIOCEN_Msk
8013 #define RCC_AHB2ENR_GPIODEN_Pos (3U)
8014 #define RCC_AHB2ENR_GPIODEN_Msk (0x1UL << RCC_AHB2ENR_GPIODEN_Pos)/*!< 0x00000008 */
8015 #define RCC_AHB2ENR_GPIODEN RCC_AHB2ENR_GPIODEN_Msk
8016 #define RCC_AHB2ENR_GPIOEEN_Pos (4U)
8017 #define RCC_AHB2ENR_GPIOEEN_Msk (0x1UL << RCC_AHB2ENR_GPIOEEN_Pos)/*!< 0x00000010 */
8018 #define RCC_AHB2ENR_GPIOEEN RCC_AHB2ENR_GPIOEEN_Msk
8019 #define RCC_AHB2ENR_GPIOFEN_Pos (5U)
8020 #define RCC_AHB2ENR_GPIOFEN_Msk (0x1UL << RCC_AHB2ENR_GPIOFEN_Pos)/*!< 0x00000020 */
8021 #define RCC_AHB2ENR_GPIOFEN RCC_AHB2ENR_GPIOFEN_Msk
8022 #define RCC_AHB2ENR_GPIOGEN_Pos (6U)
8023 #define RCC_AHB2ENR_GPIOGEN_Msk (0x1UL << RCC_AHB2ENR_GPIOGEN_Pos)/*!< 0x00000040 */
8024 #define RCC_AHB2ENR_GPIOGEN RCC_AHB2ENR_GPIOGEN_Msk
8025 #define RCC_AHB2ENR_ADC12EN_Pos (13U)
8026 #define RCC_AHB2ENR_ADC12EN_Msk (0x1UL << RCC_AHB2ENR_ADC12EN_Pos) /*!< 0x00002000 */
8027 #define RCC_AHB2ENR_ADC12EN RCC_AHB2ENR_ADC12EN_Msk
8028 #define RCC_AHB2ENR_DAC1EN_Pos (16U)
8029 #define RCC_AHB2ENR_DAC1EN_Msk (0x1UL << RCC_AHB2ENR_DAC1EN_Pos) /*!< 0x00010000 */
8030 #define RCC_AHB2ENR_DAC1EN RCC_AHB2ENR_DAC1EN_Msk
8031 #define RCC_AHB2ENR_DAC3EN_Pos (18U)
8032 #define RCC_AHB2ENR_DAC3EN_Msk (0x1UL << RCC_AHB2ENR_DAC3EN_Pos) /*!< 0x00040000 */
8033 #define RCC_AHB2ENR_DAC3EN RCC_AHB2ENR_DAC3EN_Msk
8034 #define RCC_AHB2ENR_RNGEN_Pos (26U)
8035 #define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) /*!< 0x04000000 */
8036 #define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
8037
8038 /******************** Bit definition for RCC_AHB3ENR register ***************/
8039 #define RCC_AHB3ENR_QSPIEN_Pos (8U)
8040 #define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos) /*!< 0x00000100 */
8041 #define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
8042
8043 /******************** Bit definition for RCC_APB1ENR1 register ***************/
8044 #define RCC_APB1ENR1_TIM2EN_Pos (0U)
8045 #define RCC_APB1ENR1_TIM2EN_Msk (0x1UL << RCC_APB1ENR1_TIM2EN_Pos)/*!< 0x00000001 */
8046 #define RCC_APB1ENR1_TIM2EN RCC_APB1ENR1_TIM2EN_Msk
8047 #define RCC_APB1ENR1_TIM3EN_Pos (1U)
8048 #define RCC_APB1ENR1_TIM3EN_Msk (0x1UL << RCC_APB1ENR1_TIM3EN_Pos)/*!< 0x00000002 */
8049 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk
8050 #define RCC_APB1ENR1_TIM4EN_Pos (2U)
8051 #define RCC_APB1ENR1_TIM4EN_Msk (0x1UL << RCC_APB1ENR1_TIM4EN_Pos)/*!< 0x00000004 */
8052 #define RCC_APB1ENR1_TIM4EN RCC_APB1ENR1_TIM4EN_Msk
8053 #define RCC_APB1ENR1_TIM5EN_Pos (3U)
8054 #define RCC_APB1ENR1_TIM5EN_Msk (0x1UL << RCC_APB1ENR1_TIM5EN_Pos)/*!< 0x00000008 */
8055 #define RCC_APB1ENR1_TIM5EN RCC_APB1ENR1_TIM5EN_Msk
8056 #define RCC_APB1ENR1_TIM6EN_Pos (4U)
8057 #define RCC_APB1ENR1_TIM6EN_Msk (0x1UL << RCC_APB1ENR1_TIM6EN_Pos)/*!< 0x00000010 */
8058 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk
8059 #define RCC_APB1ENR1_TIM7EN_Pos (5U)
8060 #define RCC_APB1ENR1_TIM7EN_Msk (0x1UL << RCC_APB1ENR1_TIM7EN_Pos)/*!< 0x00000020 */
8061 #define RCC_APB1ENR1_TIM7EN RCC_APB1ENR1_TIM7EN_Msk
8062 #define RCC_APB1ENR1_CRSEN_Pos (8U)
8063 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
8064 #define RCC_APB1ENR1_CRSEN RCC_APB1ENR1_CRSEN_Msk
8065 #define RCC_APB1ENR1_RTCAPBEN_Pos (10U)
8066 #define RCC_APB1ENR1_RTCAPBEN_Msk (0x1UL << RCC_APB1ENR1_RTCAPBEN_Pos)/*!< 0x00000400 */
8067 #define RCC_APB1ENR1_RTCAPBEN RCC_APB1ENR1_RTCAPBEN_Msk
8068 #define RCC_APB1ENR1_WWDGEN_Pos (11U)
8069 #define RCC_APB1ENR1_WWDGEN_Msk (0x1UL << RCC_APB1ENR1_WWDGEN_Pos)/*!< 0x00000800 */
8070 #define RCC_APB1ENR1_WWDGEN RCC_APB1ENR1_WWDGEN_Msk
8071 #define RCC_APB1ENR1_SPI2EN_Pos (14U)
8072 #define RCC_APB1ENR1_SPI2EN_Msk (0x1UL << RCC_APB1ENR1_SPI2EN_Pos)/*!< 0x00004000 */
8073 #define RCC_APB1ENR1_SPI2EN RCC_APB1ENR1_SPI2EN_Msk
8074 #define RCC_APB1ENR1_SPI3EN_Pos (15U)
8075 #define RCC_APB1ENR1_SPI3EN_Msk (0x1UL << RCC_APB1ENR1_SPI3EN_Pos)/*!< 0x00008000 */
8076 #define RCC_APB1ENR1_SPI3EN RCC_APB1ENR1_SPI3EN_Msk
8077 #define RCC_APB1ENR1_USART2EN_Pos (17U)
8078 #define RCC_APB1ENR1_USART2EN_Msk (0x1UL << RCC_APB1ENR1_USART2EN_Pos)/*!< 0x00020000 */
8079 #define RCC_APB1ENR1_USART2EN RCC_APB1ENR1_USART2EN_Msk
8080 #define RCC_APB1ENR1_USART3EN_Pos (18U)
8081 #define RCC_APB1ENR1_USART3EN_Msk (0x1UL << RCC_APB1ENR1_USART3EN_Pos)/*!< 0x00040000 */
8082 #define RCC_APB1ENR1_USART3EN RCC_APB1ENR1_USART3EN_Msk
8083 #define RCC_APB1ENR1_UART4EN_Pos (19U)
8084 #define RCC_APB1ENR1_UART4EN_Msk (0x1UL << RCC_APB1ENR1_UART4EN_Pos)/*!< 0x00080000 */
8085 #define RCC_APB1ENR1_UART4EN RCC_APB1ENR1_UART4EN_Msk
8086 #define RCC_APB1ENR1_UART5EN_Pos (20U)
8087 #define RCC_APB1ENR1_UART5EN_Msk (0x1UL << RCC_APB1ENR1_UART5EN_Pos)/*!< 0x00100000 */
8088 #define RCC_APB1ENR1_UART5EN RCC_APB1ENR1_UART5EN_Msk
8089 #define RCC_APB1ENR1_I2C1EN_Pos (21U)
8090 #define RCC_APB1ENR1_I2C1EN_Msk (0x1UL << RCC_APB1ENR1_I2C1EN_Pos)/*!< 0x00200000 */
8091 #define RCC_APB1ENR1_I2C1EN RCC_APB1ENR1_I2C1EN_Msk
8092 #define RCC_APB1ENR1_I2C2EN_Pos (22U)
8093 #define RCC_APB1ENR1_I2C2EN_Msk (0x1UL << RCC_APB1ENR1_I2C2EN_Pos)/*!< 0x00400000 */
8094 #define RCC_APB1ENR1_I2C2EN RCC_APB1ENR1_I2C2EN_Msk
8095 #define RCC_APB1ENR1_USBEN_Pos (23U)
8096 #define RCC_APB1ENR1_USBEN_Msk (0x1UL << RCC_APB1ENR1_USBEN_Pos)/*!< 0x00800000 */
8097 #define RCC_APB1ENR1_USBEN RCC_APB1ENR1_USBEN_Msk
8098 #define RCC_APB1ENR1_FDCANEN_Pos (25U)
8099 #define RCC_APB1ENR1_FDCANEN_Msk (0x1UL << RCC_APB1ENR1_FDCANEN_Pos)/*!< 0x02000000 */
8100 #define RCC_APB1ENR1_FDCANEN RCC_APB1ENR1_FDCANEN_Msk
8101 #define RCC_APB1ENR1_PWREN_Pos (28U)
8102 #define RCC_APB1ENR1_PWREN_Msk (0x1UL << RCC_APB1ENR1_PWREN_Pos) /*!< 0x10000000 */
8103 #define RCC_APB1ENR1_PWREN RCC_APB1ENR1_PWREN_Msk
8104 #define RCC_APB1ENR1_I2C3EN_Pos (30U)
8105 #define RCC_APB1ENR1_I2C3EN_Msk (0x1UL << RCC_APB1ENR1_I2C3EN_Pos)/*!< 0x40000000 */
8106 #define RCC_APB1ENR1_I2C3EN RCC_APB1ENR1_I2C3EN_Msk
8107 #define RCC_APB1ENR1_LPTIM1EN_Pos (31U)
8108 #define RCC_APB1ENR1_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR1_LPTIM1EN_Pos)/*!< 0x80000000 */
8109 #define RCC_APB1ENR1_LPTIM1EN RCC_APB1ENR1_LPTIM1EN_Msk
8110
8111 /******************** Bit definition for RCC_APB1RSTR2 register **************/
8112 #define RCC_APB1ENR2_LPUART1EN_Pos (0U)
8113 #define RCC_APB1ENR2_LPUART1EN_Msk (0x1UL << RCC_APB1ENR2_LPUART1EN_Pos)/*!< 0x00000001 */
8114 #define RCC_APB1ENR2_LPUART1EN RCC_APB1ENR2_LPUART1EN_Msk
8115 #define RCC_APB1ENR2_I2C4EN_Pos (1U)
8116 #define RCC_APB1ENR2_I2C4EN_Msk (0x1UL << RCC_APB1ENR2_I2C4EN_Pos)/*!< 0x00000002 */
8117 #define RCC_APB1ENR2_I2C4EN RCC_APB1ENR2_I2C4EN_Msk
8118 #define RCC_APB1ENR2_UCPD1EN_Pos (8U)
8119 #define RCC_APB1ENR2_UCPD1EN_Msk (0x1UL << RCC_APB1ENR2_UCPD1EN_Pos)/*!< 0x00000100 */
8120 #define RCC_APB1ENR2_UCPD1EN RCC_APB1ENR2_UCPD1EN_Msk
8121
8122 /******************** Bit definition for RCC_APB2ENR register ***************/
8123 #define RCC_APB2ENR_SYSCFGEN_Pos (0U)
8124 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)/*!< 0x00000001 */
8125 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
8126 #define RCC_APB2ENR_TIM1EN_Pos (11U)
8127 #define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000800 */
8128 #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
8129 #define RCC_APB2ENR_SPI1EN_Pos (12U)
8130 #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
8131 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
8132 #define RCC_APB2ENR_TIM8EN_Pos (13U)
8133 #define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00002000 */
8134 #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
8135 #define RCC_APB2ENR_USART1EN_Pos (14U)
8136 #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)/*!< 0x00004000 */
8137 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
8138 #define RCC_APB2ENR_SPI4EN_Pos (15U)
8139 #define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00008000 */
8140 #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
8141 #define RCC_APB2ENR_TIM15EN_Pos (16U)
8142 #define RCC_APB2ENR_TIM15EN_Msk (0x1UL << RCC_APB2ENR_TIM15EN_Pos)/*!< 0x00010000 */
8143 #define RCC_APB2ENR_TIM15EN RCC_APB2ENR_TIM15EN_Msk
8144 #define RCC_APB2ENR_TIM16EN_Pos (17U)
8145 #define RCC_APB2ENR_TIM16EN_Msk (0x1UL << RCC_APB2ENR_TIM16EN_Pos)/*!< 0x00020000 */
8146 #define RCC_APB2ENR_TIM16EN RCC_APB2ENR_TIM16EN_Msk
8147 #define RCC_APB2ENR_TIM17EN_Pos (18U)
8148 #define RCC_APB2ENR_TIM17EN_Msk (0x1UL << RCC_APB2ENR_TIM17EN_Pos)/*!< 0x00040000 */
8149 #define RCC_APB2ENR_TIM17EN RCC_APB2ENR_TIM17EN_Msk
8150 #define RCC_APB2ENR_SAI1EN_Pos (21U)
8151 #define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)/*!< 0x00200000 */
8152 #define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
8153
8154 /******************** Bit definition for RCC_AHB1SMENR register ***************/
8155 #define RCC_AHB1SMENR_DMA1SMEN_Pos (0U)
8156 #define RCC_AHB1SMENR_DMA1SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMA1SMEN_Pos)/*!< 0x00000001 */
8157 #define RCC_AHB1SMENR_DMA1SMEN RCC_AHB1SMENR_DMA1SMEN_Msk
8158 #define RCC_AHB1SMENR_DMA2SMEN_Pos (1U)
8159 #define RCC_AHB1SMENR_DMA2SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMA2SMEN_Pos)/*!< 0x00000002 */
8160 #define RCC_AHB1SMENR_DMA2SMEN RCC_AHB1SMENR_DMA2SMEN_Msk
8161 #define RCC_AHB1SMENR_DMAMUX1SMEN_Pos (2U)
8162 #define RCC_AHB1SMENR_DMAMUX1SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMAMUX1SMEN_Pos)/*!< 0x00000004 */
8163 #define RCC_AHB1SMENR_DMAMUX1SMEN RCC_AHB1SMENR_DMAMUX1SMEN_Msk
8164 #define RCC_AHB1SMENR_CORDICSMEN_Pos (3U)
8165 #define RCC_AHB1SMENR_CORDICSMEN_Msk (0x1UL << RCC_AHB1SMENR_CORDICSMEN_Pos)/*!< 0x00000008 */
8166 #define RCC_AHB1SMENR_CORDICSMEN RCC_AHB1SMENR_CORDICSMEN_Msk
8167 #define RCC_AHB1SMENR_FMACSMEN_Pos (4U)
8168 #define RCC_AHB1SMENR_FMACSMEN_Msk (0x1UL << RCC_AHB1SMENR_FMACSMEN_Pos) /*!< 0x00000010 */
8169 #define RCC_AHB1SMENR_FMACSMEN RCC_AHB1SMENR_FMACSMEN_Msk
8170 #define RCC_AHB1SMENR_FLASHSMEN_Pos (8U)
8171 #define RCC_AHB1SMENR_FLASHSMEN_Msk (0x1UL << RCC_AHB1SMENR_FLASHSMEN_Pos)/*!< 0x00000100 */
8172 #define RCC_AHB1SMENR_FLASHSMEN RCC_AHB1SMENR_FLASHSMEN_Msk
8173 #define RCC_AHB1SMENR_SRAM1SMEN_Pos (9U)
8174 #define RCC_AHB1SMENR_SRAM1SMEN_Msk (0x1UL << RCC_AHB1SMENR_SRAM1SMEN_Pos)/*!< 0x00000200 */
8175 #define RCC_AHB1SMENR_SRAM1SMEN RCC_AHB1SMENR_SRAM1SMEN_Msk
8176 #define RCC_AHB1SMENR_CRCSMEN_Pos (12U)
8177 #define RCC_AHB1SMENR_CRCSMEN_Msk (0x1UL << RCC_AHB1SMENR_CRCSMEN_Pos)/*!< 0x00001000 */
8178 #define RCC_AHB1SMENR_CRCSMEN RCC_AHB1SMENR_CRCSMEN_Msk
8179
8180 /******************** Bit definition for RCC_AHB2SMENR register *************/
8181 #define RCC_AHB2SMENR_GPIOASMEN_Pos (0U)
8182 #define RCC_AHB2SMENR_GPIOASMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOASMEN_Pos)/*!< 0x00000001 */
8183 #define RCC_AHB2SMENR_GPIOASMEN RCC_AHB2SMENR_GPIOASMEN_Msk
8184 #define RCC_AHB2SMENR_GPIOBSMEN_Pos (1U)
8185 #define RCC_AHB2SMENR_GPIOBSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOBSMEN_Pos)/*!< 0x00000002 */
8186 #define RCC_AHB2SMENR_GPIOBSMEN RCC_AHB2SMENR_GPIOBSMEN_Msk
8187 #define RCC_AHB2SMENR_GPIOCSMEN_Pos (2U)
8188 #define RCC_AHB2SMENR_GPIOCSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOCSMEN_Pos)/*!< 0x00000004 */
8189 #define RCC_AHB2SMENR_GPIOCSMEN RCC_AHB2SMENR_GPIOCSMEN_Msk
8190 #define RCC_AHB2SMENR_GPIODSMEN_Pos (3U)
8191 #define RCC_AHB2SMENR_GPIODSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIODSMEN_Pos)/*!< 0x00000008 */
8192 #define RCC_AHB2SMENR_GPIODSMEN RCC_AHB2SMENR_GPIODSMEN_Msk
8193 #define RCC_AHB2SMENR_GPIOESMEN_Pos (4U)
8194 #define RCC_AHB2SMENR_GPIOESMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOESMEN_Pos)/*!< 0x00000010 */
8195 #define RCC_AHB2SMENR_GPIOESMEN RCC_AHB2SMENR_GPIOESMEN_Msk
8196 #define RCC_AHB2SMENR_GPIOFSMEN_Pos (5U)
8197 #define RCC_AHB2SMENR_GPIOFSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOFSMEN_Pos)/*!< 0x00000020 */
8198 #define RCC_AHB2SMENR_GPIOFSMEN RCC_AHB2SMENR_GPIOFSMEN_Msk
8199 #define RCC_AHB2SMENR_GPIOGSMEN_Pos (6U)
8200 #define RCC_AHB2SMENR_GPIOGSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOGSMEN_Pos)/*!< 0x00000040 */
8201 #define RCC_AHB2SMENR_GPIOGSMEN RCC_AHB2SMENR_GPIOGSMEN_Msk
8202 #define RCC_AHB2SMENR_CCMSRAMSMEN_Pos (9U)
8203 #define RCC_AHB2SMENR_CCMSRAMSMEN_Msk (0x1UL << RCC_AHB2SMENR_CCMSRAMSMEN_Pos) /*!< 0x00000200 */
8204 #define RCC_AHB2SMENR_CCMSRAMSMEN RCC_AHB2SMENR_CCMSRAMSMEN_Msk
8205 #define RCC_AHB2SMENR_SRAM2SMEN_Pos (10U)
8206 #define RCC_AHB2SMENR_SRAM2SMEN_Msk (0x1UL << RCC_AHB2SMENR_SRAM2SMEN_Pos)/*!< 0x00000400 */
8207 #define RCC_AHB2SMENR_SRAM2SMEN RCC_AHB2SMENR_SRAM2SMEN_Msk
8208 #define RCC_AHB2SMENR_ADC12SMEN_Pos (13U)
8209 #define RCC_AHB2SMENR_ADC12SMEN_Msk (0x1UL << RCC_AHB2SMENR_ADC12SMEN_Pos)/*!< 0x00002000 */
8210 #define RCC_AHB2SMENR_ADC12SMEN RCC_AHB2SMENR_ADC12SMEN_Msk
8211 #define RCC_AHB2SMENR_DAC1SMEN_Pos (16U)
8212 #define RCC_AHB2SMENR_DAC1SMEN_Msk (0x1UL << RCC_AHB2SMENR_DAC1SMEN_Pos)/*!< 0x00010000 */
8213 #define RCC_AHB2SMENR_DAC1SMEN RCC_AHB2SMENR_DAC1SMEN_Msk
8214 #define RCC_AHB2SMENR_DAC3SMEN_Pos (18U)
8215 #define RCC_AHB2SMENR_DAC3SMEN_Msk (0x1UL << RCC_AHB2SMENR_DAC3SMEN_Pos)/*!< 0x00040000 */
8216 #define RCC_AHB2SMENR_DAC3SMEN RCC_AHB2SMENR_DAC3SMEN_Msk
8217 #define RCC_AHB2SMENR_RNGSMEN_Pos (26U)
8218 #define RCC_AHB2SMENR_RNGSMEN_Msk (0x1UL << RCC_AHB2SMENR_RNGSMEN_Pos)/*!< 0x04000000 */
8219 #define RCC_AHB2SMENR_RNGSMEN RCC_AHB2SMENR_RNGSMEN_Msk
8220
8221 /******************** Bit definition for RCC_AHB3SMENR register *************/
8222 #define RCC_AHB3SMENR_QSPISMEN_Pos (8U)
8223 #define RCC_AHB3SMENR_QSPISMEN_Msk (0x1UL << RCC_AHB3SMENR_QSPISMEN_Pos)/*!< 0x00000100 */
8224 #define RCC_AHB3SMENR_QSPISMEN RCC_AHB3SMENR_QSPISMEN_Msk
8225
8226 /******************** Bit definition for RCC_APB1SMENR1 register *************/
8227 #define RCC_APB1SMENR1_TIM2SMEN_Pos (0U)
8228 #define RCC_APB1SMENR1_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM2SMEN_Pos)/*!< 0x00000001 */
8229 #define RCC_APB1SMENR1_TIM2SMEN RCC_APB1SMENR1_TIM2SMEN_Msk
8230 #define RCC_APB1SMENR1_TIM3SMEN_Pos (1U)
8231 #define RCC_APB1SMENR1_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM3SMEN_Pos)/*!< 0x00000002 */
8232 #define RCC_APB1SMENR1_TIM3SMEN RCC_APB1SMENR1_TIM3SMEN_Msk
8233 #define RCC_APB1SMENR1_TIM4SMEN_Pos (2U)
8234 #define RCC_APB1SMENR1_TIM4SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM4SMEN_Pos)/*!< 0x00000004 */
8235 #define RCC_APB1SMENR1_TIM4SMEN RCC_APB1SMENR1_TIM4SMEN_Msk
8236 #define RCC_APB1SMENR1_TIM5SMEN_Pos (3U)
8237 #define RCC_APB1SMENR1_TIM5SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM5SMEN_Pos)/*!< 0x00000008 */
8238 #define RCC_APB1SMENR1_TIM5SMEN RCC_APB1SMENR1_TIM5SMEN_Msk
8239 #define RCC_APB1SMENR1_TIM6SMEN_Pos (4U)
8240 #define RCC_APB1SMENR1_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM6SMEN_Pos)/*!< 0x00000010 */
8241 #define RCC_APB1SMENR1_TIM6SMEN RCC_APB1SMENR1_TIM6SMEN_Msk
8242 #define RCC_APB1SMENR1_TIM7SMEN_Pos (5U)
8243 #define RCC_APB1SMENR1_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM7SMEN_Pos)/*!< 0x00000020 */
8244 #define RCC_APB1SMENR1_TIM7SMEN RCC_APB1SMENR1_TIM7SMEN_Msk
8245 #define RCC_APB1SMENR1_CRSSMEN_Pos (8U)
8246 #define RCC_APB1SMENR1_CRSSMEN_Msk (0x1UL << RCC_APB1SMENR1_CRSSMEN_Pos)/*!< 0x00000100 */
8247 #define RCC_APB1SMENR1_CRSSMEN RCC_APB1SMENR1_CRSSMEN_Msk
8248 #define RCC_APB1SMENR1_RTCAPBSMEN_Pos (10U)
8249 #define RCC_APB1SMENR1_RTCAPBSMEN_Msk (0x1UL << RCC_APB1SMENR1_RTCAPBSMEN_Pos)/*!< 0x00000400 */
8250 #define RCC_APB1SMENR1_RTCAPBSMEN RCC_APB1SMENR1_RTCAPBSMEN_Msk
8251 #define RCC_APB1SMENR1_WWDGSMEN_Pos (11U)
8252 #define RCC_APB1SMENR1_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR1_WWDGSMEN_Pos)/*!< 0x00000800 */
8253 #define RCC_APB1SMENR1_WWDGSMEN RCC_APB1SMENR1_WWDGSMEN_Msk
8254 #define RCC_APB1SMENR1_SPI2SMEN_Pos (14U)
8255 #define RCC_APB1SMENR1_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR1_SPI2SMEN_Pos)/*!< 0x00004000 */
8256 #define RCC_APB1SMENR1_SPI2SMEN RCC_APB1SMENR1_SPI2SMEN_Msk
8257 #define RCC_APB1SMENR1_SPI3SMEN_Pos (15U)
8258 #define RCC_APB1SMENR1_SPI3SMEN_Msk (0x1UL << RCC_APB1SMENR1_SPI3SMEN_Pos)/*!< 0x00008000 */
8259 #define RCC_APB1SMENR1_SPI3SMEN RCC_APB1SMENR1_SPI3SMEN_Msk
8260 #define RCC_APB1SMENR1_USART2SMEN_Pos (17U)
8261 #define RCC_APB1SMENR1_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR1_USART2SMEN_Pos)/*!< 0x00020000 */
8262 #define RCC_APB1SMENR1_USART2SMEN RCC_APB1SMENR1_USART2SMEN_Msk
8263 #define RCC_APB1SMENR1_USART3SMEN_Pos (18U)
8264 #define RCC_APB1SMENR1_USART3SMEN_Msk (0x1UL << RCC_APB1SMENR1_USART3SMEN_Pos)/*!< 0x00040000 */
8265 #define RCC_APB1SMENR1_USART3SMEN RCC_APB1SMENR1_USART3SMEN_Msk
8266 #define RCC_APB1SMENR1_UART4SMEN_Pos (19U)
8267 #define RCC_APB1SMENR1_UART4SMEN_Msk (0x1UL << RCC_APB1SMENR1_UART4SMEN_Pos)/*!< 0x00080000 */
8268 #define RCC_APB1SMENR1_UART4SMEN RCC_APB1SMENR1_UART4SMEN_Msk
8269 #define RCC_APB1SMENR1_UART5SMEN_Pos (20U)
8270 #define RCC_APB1SMENR1_UART5SMEN_Msk (0x1UL << RCC_APB1SMENR1_UART5SMEN_Pos)/*!< 0x00100000 */
8271 #define RCC_APB1SMENR1_UART5SMEN RCC_APB1SMENR1_UART5SMEN_Msk
8272 #define RCC_APB1SMENR1_I2C1SMEN_Pos (21U)
8273 #define RCC_APB1SMENR1_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C1SMEN_Pos)/*!< 0x00200000 */
8274 #define RCC_APB1SMENR1_I2C1SMEN RCC_APB1SMENR1_I2C1SMEN_Msk
8275 #define RCC_APB1SMENR1_I2C2SMEN_Pos (22U)
8276 #define RCC_APB1SMENR1_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C2SMEN_Pos)/*!< 0x00400000 */
8277 #define RCC_APB1SMENR1_I2C2SMEN RCC_APB1SMENR1_I2C2SMEN_Msk
8278 #define RCC_APB1SMENR1_USBSMEN_Pos (23U)
8279 #define RCC_APB1SMENR1_USBSMEN_Msk (0x1UL << RCC_APB1SMENR1_USBSMEN_Pos)/*!< 0x00800000 */
8280 #define RCC_APB1SMENR1_USBSMEN RCC_APB1SMENR1_USBSMEN_Msk
8281 #define RCC_APB1SMENR1_FDCANSMEN_Pos (25U)
8282 #define RCC_APB1SMENR1_FDCANSMEN_Msk (0x1UL << RCC_APB1SMENR1_FDCANSMEN_Pos)/*!< 0x02000000 */
8283 #define RCC_APB1SMENR1_FDCANSMEN RCC_APB1SMENR1_FDCANSMEN_Msk
8284 #define RCC_APB1SMENR1_PWRSMEN_Pos (28U)
8285 #define RCC_APB1SMENR1_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR1_PWRSMEN_Pos)/*!< 0x10000000 */
8286 #define RCC_APB1SMENR1_PWRSMEN RCC_APB1SMENR1_PWRSMEN_Msk
8287 #define RCC_APB1SMENR1_I2C3SMEN_Pos (30U)
8288 #define RCC_APB1SMENR1_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C3SMEN_Pos)/*!< 0x40000000 */
8289 #define RCC_APB1SMENR1_I2C3SMEN RCC_APB1SMENR1_I2C3SMEN_Msk
8290 #define RCC_APB1SMENR1_LPTIM1SMEN_Pos (31U)
8291 #define RCC_APB1SMENR1_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR1_LPTIM1SMEN_Pos)/*!< 0x80000000 */
8292 #define RCC_APB1SMENR1_LPTIM1SMEN RCC_APB1SMENR1_LPTIM1SMEN_Msk
8293
8294 /******************** Bit definition for RCC_APB1SMENR2 register *************/
8295 #define RCC_APB1SMENR2_LPUART1SMEN_Pos (0U)
8296 #define RCC_APB1SMENR2_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR2_LPUART1SMEN_Pos)/*!< 0x00000001 */
8297 #define RCC_APB1SMENR2_LPUART1SMEN RCC_APB1SMENR2_LPUART1SMEN_Msk
8298 #define RCC_APB1SMENR2_I2C4SMEN_Pos (1U)
8299 #define RCC_APB1SMENR2_I2C4SMEN_Msk (0x1UL << RCC_APB1SMENR2_I2C4SMEN_Pos)/*!< 0x00000002 */
8300 #define RCC_APB1SMENR2_I2C4SMEN RCC_APB1SMENR2_I2C4SMEN_Msk
8301 #define RCC_APB1SMENR2_UCPD1SMEN_Pos (8U)
8302 #define RCC_APB1SMENR2_UCPD1SMEN_Msk (0x1UL << RCC_APB1SMENR2_UCPD1SMEN_Pos)/*!< 0x00000100 */
8303 #define RCC_APB1SMENR2_UCPD1SMEN RCC_APB1SMENR2_UCPD1SMEN_Msk
8304
8305 /******************** Bit definition for RCC_APB2SMENR register *************/
8306 #define RCC_APB2SMENR_SYSCFGSMEN_Pos (0U)
8307 #define RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos)/*!< 0x00000001 */
8308 #define RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk
8309 #define RCC_APB2SMENR_TIM1SMEN_Pos (11U)
8310 #define RCC_APB2SMENR_TIM1SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM1SMEN_Pos)/*!< 0x00000800 */
8311 #define RCC_APB2SMENR_TIM1SMEN RCC_APB2SMENR_TIM1SMEN_Msk
8312 #define RCC_APB2SMENR_SPI1SMEN_Pos (12U)
8313 #define RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos)/*!< 0x00001000 */
8314 #define RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk
8315 #define RCC_APB2SMENR_TIM8SMEN_Pos (13U)
8316 #define RCC_APB2SMENR_TIM8SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM8SMEN_Pos)/*!< 0x00002000 */
8317 #define RCC_APB2SMENR_TIM8SMEN RCC_APB2SMENR_TIM8SMEN_Msk
8318 #define RCC_APB2SMENR_USART1SMEN_Pos (14U)
8319 #define RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos)/*!< 0x00004000 */
8320 #define RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk
8321 #define RCC_APB2SMENR_SPI4SMEN_Pos (15U)
8322 #define RCC_APB2SMENR_SPI4SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI4SMEN_Pos)/*!< 0x00008000 */
8323 #define RCC_APB2SMENR_SPI4SMEN RCC_APB2SMENR_SPI4SMEN_Msk
8324 #define RCC_APB2SMENR_TIM15SMEN_Pos (16U)
8325 #define RCC_APB2SMENR_TIM15SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM15SMEN_Pos)/*!< 0x00010000 */
8326 #define RCC_APB2SMENR_TIM15SMEN RCC_APB2SMENR_TIM15SMEN_Msk
8327 #define RCC_APB2SMENR_TIM16SMEN_Pos (17U)
8328 #define RCC_APB2SMENR_TIM16SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM16SMEN_Pos)/*!< 0x00020000 */
8329 #define RCC_APB2SMENR_TIM16SMEN RCC_APB2SMENR_TIM16SMEN_Msk
8330 #define RCC_APB2SMENR_TIM17SMEN_Pos (18U)
8331 #define RCC_APB2SMENR_TIM17SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM17SMEN_Pos)/*!< 0x00040000 */
8332 #define RCC_APB2SMENR_TIM17SMEN RCC_APB2SMENR_TIM17SMEN_Msk
8333 #define RCC_APB2SMENR_SAI1SMEN_Pos (21U)
8334 #define RCC_APB2SMENR_SAI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SAI1SMEN_Pos)/*!< 0x00200000 */
8335 #define RCC_APB2SMENR_SAI1SMEN RCC_APB2SMENR_SAI1SMEN_Msk
8336
8337 /******************** Bit definition for RCC_CCIPR register ******************/
8338 #define RCC_CCIPR_USART1SEL_Pos (0U)
8339 #define RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos)/*!< 0x00000003 */
8340 #define RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk
8341 #define RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos)/*!< 0x00000001 */
8342 #define RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos)/*!< 0x00000002 */
8343
8344 #define RCC_CCIPR_USART2SEL_Pos (2U)
8345 #define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos)/*!< 0x0000000C */
8346 #define RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk
8347 #define RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos)/*!< 0x00000004 */
8348 #define RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos)/*!< 0x00000008 */
8349
8350 #define RCC_CCIPR_USART3SEL_Pos (4U)
8351 #define RCC_CCIPR_USART3SEL_Msk (0x3UL << RCC_CCIPR_USART3SEL_Pos)/*!< 0x00000030 */
8352 #define RCC_CCIPR_USART3SEL RCC_CCIPR_USART3SEL_Msk
8353 #define RCC_CCIPR_USART3SEL_0 (0x1UL << RCC_CCIPR_USART3SEL_Pos)/*!< 0x00000010 */
8354 #define RCC_CCIPR_USART3SEL_1 (0x2UL << RCC_CCIPR_USART3SEL_Pos)/*!< 0x00000020 */
8355
8356 #define RCC_CCIPR_UART4SEL_Pos (6U)
8357 #define RCC_CCIPR_UART4SEL_Msk (0x3UL << RCC_CCIPR_UART4SEL_Pos) /*!< 0x000000C0 */
8358 #define RCC_CCIPR_UART4SEL RCC_CCIPR_UART4SEL_Msk
8359 #define RCC_CCIPR_UART4SEL_0 (0x1UL << RCC_CCIPR_UART4SEL_Pos) /*!< 0x00000040 */
8360 #define RCC_CCIPR_UART4SEL_1 (0x2UL << RCC_CCIPR_UART4SEL_Pos) /*!< 0x00000080 */
8361
8362 #define RCC_CCIPR_UART5SEL_Pos (8U)
8363 #define RCC_CCIPR_UART5SEL_Msk (0x3UL << RCC_CCIPR_UART5SEL_Pos) /*!< 0x00000300 */
8364 #define RCC_CCIPR_UART5SEL RCC_CCIPR_UART5SEL_Msk
8365 #define RCC_CCIPR_UART5SEL_0 (0x1UL << RCC_CCIPR_UART5SEL_Pos) /*!< 0x00000100 */
8366 #define RCC_CCIPR_UART5SEL_1 (0x2UL << RCC_CCIPR_UART5SEL_Pos) /*!< 0x00000200 */
8367
8368 #define RCC_CCIPR_LPUART1SEL_Pos (10U)
8369 #define RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)/*!< 0x00000C00 */
8370 #define RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk
8371 #define RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)/*!< 0x00000400 */
8372 #define RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)/*!< 0x00000800 */
8373
8374 #define RCC_CCIPR_I2C1SEL_Pos (12U)
8375 #define RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00003000 */
8376 #define RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk
8377 #define RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00001000 */
8378 #define RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00002000 */
8379
8380 #define RCC_CCIPR_I2C2SEL_Pos (14U)
8381 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */
8382 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
8383 #define RCC_CCIPR_I2C2SEL_0 (0x1UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x00004000 */
8384 #define RCC_CCIPR_I2C2SEL_1 (0x2UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x00008000 */
8385
8386 #define RCC_CCIPR_I2C3SEL_Pos (16U)
8387 #define RCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00030000 */
8388 #define RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk
8389 #define RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00010000 */
8390 #define RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00020000 */
8391
8392 #define RCC_CCIPR_LPTIM1SEL_Pos (18U)
8393 #define RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)/*!< 0x000C0000 */
8394 #define RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk
8395 #define RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)/*!< 0x00040000 */
8396 #define RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)/*!< 0x00080000 */
8397
8398 #define RCC_CCIPR_SAI1SEL_Pos (20U)
8399 #define RCC_CCIPR_SAI1SEL_Msk (0x3UL << RCC_CCIPR_SAI1SEL_Pos)/*!< 0x00300000 */
8400 #define RCC_CCIPR_SAI1SEL RCC_CCIPR_SAI1SEL_Msk
8401 #define RCC_CCIPR_SAI1SEL_0 (0x1UL << RCC_CCIPR_SAI1SEL_Pos)/*!< 0x00100000 */
8402 #define RCC_CCIPR_SAI1SEL_1 (0x2UL << RCC_CCIPR_SAI1SEL_Pos)/*!< 0x00200000 */
8403
8404 #define RCC_CCIPR_I2S23SEL_Pos (22U)
8405 #define RCC_CCIPR_I2S23SEL_Msk (0x3UL << RCC_CCIPR_I2S23SEL_Pos)/*!< 0x00C00000 */
8406 #define RCC_CCIPR_I2S23SEL RCC_CCIPR_I2S23SEL_Msk
8407 #define RCC_CCIPR_I2S23SEL_0 (0x1UL << RCC_CCIPR_I2S23SEL_Pos)/*!< 0x00400000 */
8408 #define RCC_CCIPR_I2S23SEL_1 (0x2UL << RCC_CCIPR_I2S23SEL_Pos)/*!< 0x00800000 */
8409
8410 #define RCC_CCIPR_FDCANSEL_Pos (24U)
8411 #define RCC_CCIPR_FDCANSEL_Msk (0x3UL << RCC_CCIPR_FDCANSEL_Pos) /*!< 0x03000000 */
8412 #define RCC_CCIPR_FDCANSEL RCC_CCIPR_FDCANSEL_Msk
8413 #define RCC_CCIPR_FDCANSEL_0 (0x1UL << RCC_CCIPR_FDCANSEL_Pos) /*!< 0x01000000 */
8414 #define RCC_CCIPR_FDCANSEL_1 (0x2UL << RCC_CCIPR_FDCANSEL_Pos) /*!< 0x02000000 */
8415
8416 #define RCC_CCIPR_CLK48SEL_Pos (26U)
8417 #define RCC_CCIPR_CLK48SEL_Msk (0x3UL << RCC_CCIPR_CLK48SEL_Pos) /*!< 0x0C000000 */
8418 #define RCC_CCIPR_CLK48SEL RCC_CCIPR_CLK48SEL_Msk
8419 #define RCC_CCIPR_CLK48SEL_0 (0x1UL << RCC_CCIPR_CLK48SEL_Pos) /*!< 0x04000000 */
8420 #define RCC_CCIPR_CLK48SEL_1 (0x2UL << RCC_CCIPR_CLK48SEL_Pos) /*!< 0x08000000 */
8421
8422 #define RCC_CCIPR_ADC12SEL_Pos (28U)
8423 #define RCC_CCIPR_ADC12SEL_Msk (0x3UL << RCC_CCIPR_ADC12SEL_Pos) /*!< 0x30000000 */
8424 #define RCC_CCIPR_ADC12SEL RCC_CCIPR_ADC12SEL_Msk
8425 #define RCC_CCIPR_ADC12SEL_0 (0x1UL << RCC_CCIPR_ADC12SEL_Pos) /*!< 0x10000000 */
8426 #define RCC_CCIPR_ADC12SEL_1 (0x2UL << RCC_CCIPR_ADC12SEL_Pos) /*!< 0x20000000 */
8427
8428
8429 /******************** Bit definition for RCC_BDCR register ******************/
8430 #define RCC_BDCR_LSEON_Pos (0U)
8431 #define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
8432 #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
8433 #define RCC_BDCR_LSERDY_Pos (1U)
8434 #define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
8435 #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
8436 #define RCC_BDCR_LSEBYP_Pos (2U)
8437 #define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
8438 #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
8439
8440 #define RCC_BDCR_LSEDRV_Pos (3U)
8441 #define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos) /*!< 0x00000018 */
8442 #define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk
8443 #define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos) /*!< 0x00000008 */
8444 #define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos) /*!< 0x00000010 */
8445
8446 #define RCC_BDCR_LSECSSON_Pos (5U)
8447 #define RCC_BDCR_LSECSSON_Msk (0x1UL << RCC_BDCR_LSECSSON_Pos) /*!< 0x00000020 */
8448 #define RCC_BDCR_LSECSSON RCC_BDCR_LSECSSON_Msk
8449 #define RCC_BDCR_LSECSSD_Pos (6U)
8450 #define RCC_BDCR_LSECSSD_Msk (0x1UL << RCC_BDCR_LSECSSD_Pos) /*!< 0x00000040 */
8451 #define RCC_BDCR_LSECSSD RCC_BDCR_LSECSSD_Msk
8452
8453 #define RCC_BDCR_RTCSEL_Pos (8U)
8454 #define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
8455 #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
8456 #define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
8457 #define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
8458
8459 #define RCC_BDCR_RTCEN_Pos (15U)
8460 #define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
8461 #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
8462 #define RCC_BDCR_BDRST_Pos (16U)
8463 #define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
8464 #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
8465 #define RCC_BDCR_LSCOEN_Pos (24U)
8466 #define RCC_BDCR_LSCOEN_Msk (0x1UL << RCC_BDCR_LSCOEN_Pos) /*!< 0x01000000 */
8467 #define RCC_BDCR_LSCOEN RCC_BDCR_LSCOEN_Msk
8468 #define RCC_BDCR_LSCOSEL_Pos (25U)
8469 #define RCC_BDCR_LSCOSEL_Msk (0x1UL << RCC_BDCR_LSCOSEL_Pos) /*!< 0x02000000 */
8470 #define RCC_BDCR_LSCOSEL RCC_BDCR_LSCOSEL_Msk
8471
8472 /******************** Bit definition for RCC_CSR register *******************/
8473 #define RCC_CSR_LSION_Pos (0U)
8474 #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
8475 #define RCC_CSR_LSION RCC_CSR_LSION_Msk
8476 #define RCC_CSR_LSIRDY_Pos (1U)
8477 #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
8478 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
8479
8480 #define RCC_CSR_RMVF_Pos (23U)
8481 #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x00800000 */
8482 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
8483 #define RCC_CSR_OBLRSTF_Pos (25U)
8484 #define RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos) /*!< 0x02000000 */
8485 #define RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk
8486 #define RCC_CSR_PINRSTF_Pos (26U)
8487 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
8488 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
8489 #define RCC_CSR_BORRSTF_Pos (27U)
8490 #define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) /*!< 0x08000000 */
8491 #define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
8492 #define RCC_CSR_SFTRSTF_Pos (28U)
8493 #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
8494 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
8495 #define RCC_CSR_IWDGRSTF_Pos (29U)
8496 #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
8497 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
8498 #define RCC_CSR_WWDGRSTF_Pos (30U)
8499 #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
8500 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
8501 #define RCC_CSR_LPWRRSTF_Pos (31U)
8502 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
8503 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
8504
8505 /******************** Bit definition for RCC_CRRCR register *****************/
8506 #define RCC_CRRCR_HSI48ON_Pos (0U)
8507 #define RCC_CRRCR_HSI48ON_Msk (0x1UL << RCC_CRRCR_HSI48ON_Pos) /*!< 0x00000001 */
8508 #define RCC_CRRCR_HSI48ON RCC_CRRCR_HSI48ON_Msk
8509 #define RCC_CRRCR_HSI48RDY_Pos (1U)
8510 #define RCC_CRRCR_HSI48RDY_Msk (0x1UL << RCC_CRRCR_HSI48RDY_Pos) /*!< 0x00000002 */
8511 #define RCC_CRRCR_HSI48RDY RCC_CRRCR_HSI48RDY_Msk
8512
8513 /*!< HSI48CAL configuration */
8514 #define RCC_CRRCR_HSI48CAL_Pos (7U)
8515 #define RCC_CRRCR_HSI48CAL_Msk (0x1FFUL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x0000FF80 */
8516 #define RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk /*!< HSI48CAL[8:0] bits */
8517 #define RCC_CRRCR_HSI48CAL_0 (0x001UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00000080 */
8518 #define RCC_CRRCR_HSI48CAL_1 (0x002UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00000100 */
8519 #define RCC_CRRCR_HSI48CAL_2 (0x004UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00000200 */
8520 #define RCC_CRRCR_HSI48CAL_3 (0x008UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00000400 */
8521 #define RCC_CRRCR_HSI48CAL_4 (0x010UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00000800 */
8522 #define RCC_CRRCR_HSI48CAL_5 (0x020UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00001000 */
8523 #define RCC_CRRCR_HSI48CAL_6 (0x040UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00002000 */
8524 #define RCC_CRRCR_HSI48CAL_7 (0x080UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00004000 */
8525 #define RCC_CRRCR_HSI48CAL_8 (0x100UL << RCC_CRRCR_HSI48CAL_Pos)/*!< 0x00008000 */
8526
8527 /******************** Bit definition for RCC_CCIPR2 register ******************/
8528 #define RCC_CCIPR2_I2C4SEL_Pos (0U)
8529 #define RCC_CCIPR2_I2C4SEL_Msk (0x3UL << RCC_CCIPR2_I2C4SEL_Pos) /*!< 0x00000003 */
8530 #define RCC_CCIPR2_I2C4SEL RCC_CCIPR2_I2C4SEL_Msk
8531 #define RCC_CCIPR2_I2C4SEL_0 (0x1UL << RCC_CCIPR2_I2C4SEL_Pos) /*!< 0x00000001 */
8532 #define RCC_CCIPR2_I2C4SEL_1 (0x2UL << RCC_CCIPR2_I2C4SEL_Pos) /*!< 0x00000002 */
8533
8534 #define RCC_CCIPR2_QSPISEL_Pos (20U)
8535 #define RCC_CCIPR2_QSPISEL_Msk (0x3UL << RCC_CCIPR2_QSPISEL_Pos) /*!< 0x00030000 */
8536 #define RCC_CCIPR2_QSPISEL RCC_CCIPR2_QSPISEL_Msk
8537 #define RCC_CCIPR2_QSPISEL_0 (0x1UL << RCC_CCIPR2_QSPISEL_Pos) /*!< 0x00010000 */
8538 #define RCC_CCIPR2_QSPISEL_1 (0x2UL << RCC_CCIPR2_QSPISEL_Pos) /*!< 0x00020000 */
8539
8540 /******************************************************************************/
8541 /* */
8542 /* RNG */
8543 /* */
8544 /******************************************************************************/
8545 /******************** Bits definition for RNG_CR register *******************/
8546 #define RNG_CR_RNGEN_Pos (2U)
8547 #define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */
8548 #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
8549 #define RNG_CR_IE_Pos (3U)
8550 #define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000008 */
8551 #define RNG_CR_IE RNG_CR_IE_Msk
8552 #define RNG_CR_CED_Pos (5U)
8553 #define RNG_CR_CED_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000020 */
8554 #define RNG_CR_CED RNG_CR_IE_Msk
8555
8556 /******************** Bits definition for RNG_SR register *******************/
8557 #define RNG_SR_DRDY_Pos (0U)
8558 #define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) /*!< 0x00000001 */
8559 #define RNG_SR_DRDY RNG_SR_DRDY_Msk
8560 #define RNG_SR_CECS_Pos (1U)
8561 #define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) /*!< 0x00000002 */
8562 #define RNG_SR_CECS RNG_SR_CECS_Msk
8563 #define RNG_SR_SECS_Pos (2U)
8564 #define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) /*!< 0x00000004 */
8565 #define RNG_SR_SECS RNG_SR_SECS_Msk
8566 #define RNG_SR_CEIS_Pos (5U)
8567 #define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) /*!< 0x00000020 */
8568 #define RNG_SR_CEIS RNG_SR_CEIS_Msk
8569 #define RNG_SR_SEIS_Pos (6U)
8570 #define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) /*!< 0x00000040 */
8571 #define RNG_SR_SEIS RNG_SR_SEIS_Msk
8572
8573 /******************************************************************************/
8574 /* */
8575 /* Real-Time Clock (RTC) */
8576 /* */
8577 /******************************************************************************/
8578
8579 /******************** Bits definition for RTC_TR register *******************/
8580 #define RTC_TR_PM_Pos (22U)
8581 #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */
8582 #define RTC_TR_PM RTC_TR_PM_Msk
8583 #define RTC_TR_HT_Pos (20U)
8584 #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */
8585 #define RTC_TR_HT RTC_TR_HT_Msk
8586 #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */
8587 #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */
8588 #define RTC_TR_HU_Pos (16U)
8589 #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */
8590 #define RTC_TR_HU RTC_TR_HU_Msk
8591 #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */
8592 #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */
8593 #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */
8594 #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */
8595 #define RTC_TR_MNT_Pos (12U)
8596 #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */
8597 #define RTC_TR_MNT RTC_TR_MNT_Msk
8598 #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */
8599 #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */
8600 #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */
8601 #define RTC_TR_MNU_Pos (8U)
8602 #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */
8603 #define RTC_TR_MNU RTC_TR_MNU_Msk
8604 #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */
8605 #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */
8606 #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */
8607 #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */
8608 #define RTC_TR_ST_Pos (4U)
8609 #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */
8610 #define RTC_TR_ST RTC_TR_ST_Msk
8611 #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */
8612 #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */
8613 #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */
8614 #define RTC_TR_SU_Pos (0U)
8615 #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */
8616 #define RTC_TR_SU RTC_TR_SU_Msk
8617 #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */
8618 #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */
8619 #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */
8620 #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */
8621
8622 /******************** Bits definition for RTC_DR register *******************/
8623 #define RTC_DR_YT_Pos (20U)
8624 #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */
8625 #define RTC_DR_YT RTC_DR_YT_Msk
8626 #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */
8627 #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */
8628 #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */
8629 #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */
8630 #define RTC_DR_YU_Pos (16U)
8631 #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */
8632 #define RTC_DR_YU RTC_DR_YU_Msk
8633 #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */
8634 #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */
8635 #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */
8636 #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */
8637 #define RTC_DR_WDU_Pos (13U)
8638 #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */
8639 #define RTC_DR_WDU RTC_DR_WDU_Msk
8640 #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */
8641 #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */
8642 #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */
8643 #define RTC_DR_MT_Pos (12U)
8644 #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */
8645 #define RTC_DR_MT RTC_DR_MT_Msk
8646 #define RTC_DR_MU_Pos (8U)
8647 #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */
8648 #define RTC_DR_MU RTC_DR_MU_Msk
8649 #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */
8650 #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */
8651 #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */
8652 #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */
8653 #define RTC_DR_DT_Pos (4U)
8654 #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */
8655 #define RTC_DR_DT RTC_DR_DT_Msk
8656 #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */
8657 #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */
8658 #define RTC_DR_DU_Pos (0U)
8659 #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */
8660 #define RTC_DR_DU RTC_DR_DU_Msk
8661 #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */
8662 #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */
8663 #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */
8664 #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */
8665
8666 /******************** Bits definition for RTC_SSR register ******************/
8667 #define RTC_SSR_SS_Pos (0U)
8668 #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */
8669 #define RTC_SSR_SS RTC_SSR_SS_Msk
8670
8671 /******************** Bits definition for RTC_ICSR register ******************/
8672 #define RTC_ICSR_RECALPF_Pos (16U)
8673 #define RTC_ICSR_RECALPF_Msk (0x1UL << RTC_ICSR_RECALPF_Pos) /*!< 0x00010000 */
8674 #define RTC_ICSR_RECALPF RTC_ICSR_RECALPF_Msk
8675 #define RTC_ICSR_INIT_Pos (7U)
8676 #define RTC_ICSR_INIT_Msk (0x1UL << RTC_ICSR_INIT_Pos) /*!< 0x00000080 */
8677 #define RTC_ICSR_INIT RTC_ICSR_INIT_Msk
8678 #define RTC_ICSR_INITF_Pos (6U)
8679 #define RTC_ICSR_INITF_Msk (0x1UL << RTC_ICSR_INITF_Pos) /*!< 0x00000040 */
8680 #define RTC_ICSR_INITF RTC_ICSR_INITF_Msk
8681 #define RTC_ICSR_RSF_Pos (5U)
8682 #define RTC_ICSR_RSF_Msk (0x1UL << RTC_ICSR_RSF_Pos) /*!< 0x00000020 */
8683 #define RTC_ICSR_RSF RTC_ICSR_RSF_Msk
8684 #define RTC_ICSR_INITS_Pos (4U)
8685 #define RTC_ICSR_INITS_Msk (0x1UL << RTC_ICSR_INITS_Pos) /*!< 0x00000010 */
8686 #define RTC_ICSR_INITS RTC_ICSR_INITS_Msk
8687 #define RTC_ICSR_SHPF_Pos (3U)
8688 #define RTC_ICSR_SHPF_Msk (0x1UL << RTC_ICSR_SHPF_Pos) /*!< 0x00000008 */
8689 #define RTC_ICSR_SHPF RTC_ICSR_SHPF_Msk
8690 #define RTC_ICSR_WUTWF_Pos (2U)
8691 #define RTC_ICSR_WUTWF_Msk (0x1UL << RTC_ICSR_WUTWF_Pos) /*!< 0x00000004 */
8692 #define RTC_ICSR_WUTWF RTC_ICSR_WUTWF_Msk
8693 #define RTC_ICSR_ALRBWF_Pos (1U)
8694 #define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */
8695 #define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk
8696 #define RTC_ICSR_ALRAWF_Pos (0U)
8697 #define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */
8698 #define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk
8699
8700 /******************** Bits definition for RTC_PRER register *****************/
8701 #define RTC_PRER_PREDIV_A_Pos (16U)
8702 #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */
8703 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
8704 #define RTC_PRER_PREDIV_S_Pos (0U)
8705 #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */
8706 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
8707
8708 /******************** Bits definition for RTC_WUTR register *****************/
8709 #define RTC_WUTR_WUT_Pos (0U)
8710 #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */
8711 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
8712
8713 /******************** Bits definition for RTC_CR register *******************/
8714 #define RTC_CR_OUT2EN_Pos (31U)
8715 #define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */
8716 #define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!<RTC_OUT2 output enable */
8717 #define RTC_CR_TAMPALRM_TYPE_Pos (30U)
8718 #define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */
8719 #define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!<TAMPALARM output type */
8720 #define RTC_CR_TAMPALRM_PU_Pos (29U)
8721 #define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */
8722 #define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!<TAMPALARM output pull-up config */
8723 #define RTC_CR_TAMPOE_Pos (26U)
8724 #define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */
8725 #define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!<Tamper detection output enable on TAMPALARM */
8726 #define RTC_CR_TAMPTS_Pos (25U)
8727 #define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */
8728 #define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!<Activate timestamp on tamper detection event */
8729 #define RTC_CR_ITSE_Pos (24U)
8730 #define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */
8731 #define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!<Timestamp on internal event enable */
8732 #define RTC_CR_COE_Pos (23U)
8733 #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */
8734 #define RTC_CR_COE RTC_CR_COE_Msk
8735 #define RTC_CR_OSEL_Pos (21U)
8736 #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */
8737 #define RTC_CR_OSEL RTC_CR_OSEL_Msk
8738 #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */
8739 #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */
8740 #define RTC_CR_POL_Pos (20U)
8741 #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */
8742 #define RTC_CR_POL RTC_CR_POL_Msk
8743 #define RTC_CR_COSEL_Pos (19U)
8744 #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
8745 #define RTC_CR_COSEL RTC_CR_COSEL_Msk
8746 #define RTC_CR_BKP_Pos (18U)
8747 #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */
8748 #define RTC_CR_BKP RTC_CR_BKP_Msk
8749 #define RTC_CR_SUB1H_Pos (17U)
8750 #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
8751 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
8752 #define RTC_CR_ADD1H_Pos (16U)
8753 #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */
8754 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
8755 #define RTC_CR_TSIE_Pos (15U)
8756 #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */
8757 #define RTC_CR_TSIE RTC_CR_TSIE_Msk
8758 #define RTC_CR_WUTIE_Pos (14U)
8759 #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */
8760 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
8761 #define RTC_CR_ALRBIE_Pos (13U)
8762 #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */
8763 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
8764 #define RTC_CR_ALRAIE_Pos (12U)
8765 #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */
8766 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
8767 #define RTC_CR_TSE_Pos (11U)
8768 #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */
8769 #define RTC_CR_TSE RTC_CR_TSE_Msk
8770 #define RTC_CR_WUTE_Pos (10U)
8771 #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */
8772 #define RTC_CR_WUTE RTC_CR_WUTE_Msk
8773 #define RTC_CR_ALRBE_Pos (9U)
8774 #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */
8775 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
8776 #define RTC_CR_ALRAE_Pos (8U)
8777 #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */
8778 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
8779 #define RTC_CR_FMT_Pos (6U)
8780 #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */
8781 #define RTC_CR_FMT RTC_CR_FMT_Msk
8782 #define RTC_CR_BYPSHAD_Pos (5U)
8783 #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */
8784 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
8785 #define RTC_CR_REFCKON_Pos (4U)
8786 #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */
8787 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
8788 #define RTC_CR_TSEDGE_Pos (3U)
8789 #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */
8790 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
8791 #define RTC_CR_WUCKSEL_Pos (0U)
8792 #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */
8793 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
8794 #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */
8795 #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
8796 #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
8797
8798 /******************** Bits definition for RTC_WPR register ******************/
8799 #define RTC_WPR_KEY_Pos (0U)
8800 #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */
8801 #define RTC_WPR_KEY RTC_WPR_KEY_Msk
8802
8803 /******************** Bits definition for RTC_CALR register *****************/
8804 #define RTC_CALR_CALP_Pos (15U)
8805 #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */
8806 #define RTC_CALR_CALP RTC_CALR_CALP_Msk
8807 #define RTC_CALR_CALW8_Pos (14U)
8808 #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */
8809 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
8810 #define RTC_CALR_CALW16_Pos (13U)
8811 #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */
8812 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
8813 #define RTC_CALR_CALM_Pos (0U)
8814 #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */
8815 #define RTC_CALR_CALM RTC_CALR_CALM_Msk
8816 #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */
8817 #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */
8818 #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */
8819 #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */
8820 #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */
8821 #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */
8822 #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */
8823 #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
8824 #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
8825
8826 /******************** Bits definition for RTC_SHIFTR register ***************/
8827 #define RTC_SHIFTR_SUBFS_Pos (0U)
8828 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */
8829 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
8830 #define RTC_SHIFTR_ADD1S_Pos (31U)
8831 #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */
8832 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
8833
8834 /******************** Bits definition for RTC_TSTR register *****************/
8835 #define RTC_TSTR_PM_Pos (22U)
8836 #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */
8837 #define RTC_TSTR_PM RTC_TSTR_PM_Msk
8838 #define RTC_TSTR_HT_Pos (20U)
8839 #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */
8840 #define RTC_TSTR_HT RTC_TSTR_HT_Msk
8841 #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */
8842 #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */
8843 #define RTC_TSTR_HU_Pos (16U)
8844 #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */
8845 #define RTC_TSTR_HU RTC_TSTR_HU_Msk
8846 #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */
8847 #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */
8848 #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */
8849 #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */
8850 #define RTC_TSTR_MNT_Pos (12U)
8851 #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */
8852 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
8853 #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */
8854 #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */
8855 #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */
8856 #define RTC_TSTR_MNU_Pos (8U)
8857 #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */
8858 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
8859 #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */
8860 #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */
8861 #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */
8862 #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */
8863 #define RTC_TSTR_ST_Pos (4U)
8864 #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */
8865 #define RTC_TSTR_ST RTC_TSTR_ST_Msk
8866 #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */
8867 #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */
8868 #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */
8869 #define RTC_TSTR_SU_Pos (0U)
8870 #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */
8871 #define RTC_TSTR_SU RTC_TSTR_SU_Msk
8872 #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */
8873 #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */
8874 #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */
8875 #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */
8876
8877 /******************** Bits definition for RTC_TSDR register *****************/
8878 #define RTC_TSDR_WDU_Pos (13U)
8879 #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */
8880 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
8881 #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */
8882 #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */
8883 #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */
8884 #define RTC_TSDR_MT_Pos (12U)
8885 #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */
8886 #define RTC_TSDR_MT RTC_TSDR_MT_Msk
8887 #define RTC_TSDR_MU_Pos (8U)
8888 #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */
8889 #define RTC_TSDR_MU RTC_TSDR_MU_Msk
8890 #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */
8891 #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */
8892 #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */
8893 #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */
8894 #define RTC_TSDR_DT_Pos (4U)
8895 #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */
8896 #define RTC_TSDR_DT RTC_TSDR_DT_Msk
8897 #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */
8898 #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */
8899 #define RTC_TSDR_DU_Pos (0U)
8900 #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */
8901 #define RTC_TSDR_DU RTC_TSDR_DU_Msk
8902 #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */
8903 #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */
8904 #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */
8905 #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */
8906
8907 /******************** Bits definition for RTC_TSSSR register ****************/
8908 #define RTC_TSSSR_SS_Pos (0U)
8909 #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */
8910 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
8911
8912 /******************** Bits definition for RTC_ALRMAR register ***************/
8913 #define RTC_ALRMAR_MSK4_Pos (31U)
8914 #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */
8915 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
8916 #define RTC_ALRMAR_WDSEL_Pos (30U)
8917 #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */
8918 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
8919 #define RTC_ALRMAR_DT_Pos (28U)
8920 #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */
8921 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
8922 #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */
8923 #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */
8924 #define RTC_ALRMAR_DU_Pos (24U)
8925 #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */
8926 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
8927 #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */
8928 #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */
8929 #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */
8930 #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */
8931 #define RTC_ALRMAR_MSK3_Pos (23U)
8932 #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */
8933 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
8934 #define RTC_ALRMAR_PM_Pos (22U)
8935 #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */
8936 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
8937 #define RTC_ALRMAR_HT_Pos (20U)
8938 #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */
8939 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
8940 #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */
8941 #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */
8942 #define RTC_ALRMAR_HU_Pos (16U)
8943 #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */
8944 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
8945 #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */
8946 #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */
8947 #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */
8948 #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */
8949 #define RTC_ALRMAR_MSK2_Pos (15U)
8950 #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */
8951 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
8952 #define RTC_ALRMAR_MNT_Pos (12U)
8953 #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */
8954 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
8955 #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */
8956 #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */
8957 #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */
8958 #define RTC_ALRMAR_MNU_Pos (8U)
8959 #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */
8960 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
8961 #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */
8962 #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */
8963 #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */
8964 #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */
8965 #define RTC_ALRMAR_MSK1_Pos (7U)
8966 #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */
8967 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
8968 #define RTC_ALRMAR_ST_Pos (4U)
8969 #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */
8970 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
8971 #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */
8972 #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */
8973 #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */
8974 #define RTC_ALRMAR_SU_Pos (0U)
8975 #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */
8976 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
8977 #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */
8978 #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */
8979 #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */
8980 #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */
8981
8982 /******************** Bits definition for RTC_ALRMASSR register *************/
8983 #define RTC_ALRMASSR_MASKSS_Pos (24U)
8984 #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */
8985 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
8986 #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */
8987 #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */
8988 #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */
8989 #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */
8990 #define RTC_ALRMASSR_SS_Pos (0U)
8991 #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */
8992 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
8993
8994 /******************** Bits definition for RTC_ALRMBR register ***************/
8995 #define RTC_ALRMBR_MSK4_Pos (31U)
8996 #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */
8997 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
8998 #define RTC_ALRMBR_WDSEL_Pos (30U)
8999 #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */
9000 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
9001 #define RTC_ALRMBR_DT_Pos (28U)
9002 #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */
9003 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
9004 #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */
9005 #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */
9006 #define RTC_ALRMBR_DU_Pos (24U)
9007 #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */
9008 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
9009 #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */
9010 #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */
9011 #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */
9012 #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */
9013 #define RTC_ALRMBR_MSK3_Pos (23U)
9014 #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */
9015 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
9016 #define RTC_ALRMBR_PM_Pos (22U)
9017 #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */
9018 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
9019 #define RTC_ALRMBR_HT_Pos (20U)
9020 #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */
9021 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
9022 #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */
9023 #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */
9024 #define RTC_ALRMBR_HU_Pos (16U)
9025 #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */
9026 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
9027 #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */
9028 #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */
9029 #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */
9030 #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */
9031 #define RTC_ALRMBR_MSK2_Pos (15U)
9032 #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */
9033 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
9034 #define RTC_ALRMBR_MNT_Pos (12U)
9035 #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */
9036 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
9037 #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */
9038 #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */
9039 #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */
9040 #define RTC_ALRMBR_MNU_Pos (8U)
9041 #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */
9042 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
9043 #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */
9044 #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */
9045 #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */
9046 #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */
9047 #define RTC_ALRMBR_MSK1_Pos (7U)
9048 #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */
9049 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
9050 #define RTC_ALRMBR_ST_Pos (4U)
9051 #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */
9052 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
9053 #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */
9054 #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */
9055 #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */
9056 #define RTC_ALRMBR_SU_Pos (0U)
9057 #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */
9058 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
9059 #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */
9060 #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */
9061 #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */
9062 #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */
9063
9064 /******************** Bits definition for RTC_ALRMASSR register *************/
9065 #define RTC_ALRMBSSR_MASKSS_Pos (24U)
9066 #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */
9067 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
9068 #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */
9069 #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */
9070 #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */
9071 #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */
9072 #define RTC_ALRMBSSR_SS_Pos (0U)
9073 #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */
9074 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
9075
9076 /******************** Bits definition for RTC_SR register *******************/
9077 #define RTC_SR_ITSF_Pos (5U)
9078 #define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */
9079 #define RTC_SR_ITSF RTC_SR_ITSF_Msk
9080 #define RTC_SR_TSOVF_Pos (4U)
9081 #define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */
9082 #define RTC_SR_TSOVF RTC_SR_TSOVF_Msk
9083 #define RTC_SR_TSF_Pos (3U)
9084 #define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */
9085 #define RTC_SR_TSF RTC_SR_TSF_Msk
9086 #define RTC_SR_WUTF_Pos (2U)
9087 #define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */
9088 #define RTC_SR_WUTF RTC_SR_WUTF_Msk
9089 #define RTC_SR_ALRBF_Pos (1U)
9090 #define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */
9091 #define RTC_SR_ALRBF RTC_SR_ALRBF_Msk
9092 #define RTC_SR_ALRAF_Pos (0U)
9093 #define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */
9094 #define RTC_SR_ALRAF RTC_SR_ALRAF_Msk
9095
9096 /******************** Bits definition for RTC_MISR register *****************/
9097 #define RTC_MISR_ITSMF_Pos (5U)
9098 #define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */
9099 #define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk
9100 #define RTC_MISR_TSOVMF_Pos (4U)
9101 #define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */
9102 #define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk
9103 #define RTC_MISR_TSMF_Pos (3U)
9104 #define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */
9105 #define RTC_MISR_TSMF RTC_MISR_TSMF_Msk
9106 #define RTC_MISR_WUTMF_Pos (2U)
9107 #define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */
9108 #define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk
9109 #define RTC_MISR_ALRBMF_Pos (1U)
9110 #define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */
9111 #define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk
9112 #define RTC_MISR_ALRAMF_Pos (0U)
9113 #define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */
9114 #define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk
9115
9116 /******************** Bits definition for RTC_SCR register ******************/
9117 #define RTC_SCR_CITSF_Pos (5U)
9118 #define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */
9119 #define RTC_SCR_CITSF RTC_SCR_CITSF_Msk
9120 #define RTC_SCR_CTSOVF_Pos (4U)
9121 #define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */
9122 #define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk
9123 #define RTC_SCR_CTSF_Pos (3U)
9124 #define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */
9125 #define RTC_SCR_CTSF RTC_SCR_CTSF_Msk
9126 #define RTC_SCR_CWUTF_Pos (2U)
9127 #define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */
9128 #define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk
9129 #define RTC_SCR_CALRBF_Pos (1U)
9130 #define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */
9131 #define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk
9132 #define RTC_SCR_CALRAF_Pos (0U)
9133 #define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */
9134 #define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk
9135
9136 /******************************************************************************/
9137 /* */
9138 /* Tamper and backup register (TAMP) */
9139 /* */
9140 /******************************************************************************/
9141 /******************** Bits definition for TAMP_CR1 register *****************/
9142 #define TAMP_CR1_TAMP1E_Pos (0U)
9143 #define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */
9144 #define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk
9145 #define TAMP_CR1_TAMP2E_Pos (1U)
9146 #define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */
9147 #define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk
9148 #define TAMP_CR1_TAMP3E_Pos (2U)
9149 #define TAMP_CR1_TAMP3E_Msk (0x1UL << TAMP_CR1_TAMP3E_Pos) /*!< 0x00000004 */
9150 #define TAMP_CR1_TAMP3E TAMP_CR1_TAMP3E_Msk
9151 #define TAMP_CR1_ITAMP3E_Pos (18U)
9152 #define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */
9153 #define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk
9154 #define TAMP_CR1_ITAMP4E_Pos (19U)
9155 #define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */
9156 #define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk
9157 #define TAMP_CR1_ITAMP5E_Pos (20U)
9158 #define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */
9159 #define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk
9160 #define TAMP_CR1_ITAMP6E_Pos (21U)
9161 #define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */
9162 #define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk
9163
9164 /******************** Bits definition for TAMP_CR2 register *****************/
9165 #define TAMP_CR2_TAMP1NOERASE_Pos (0U)
9166 #define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */
9167 #define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk
9168 #define TAMP_CR2_TAMP2NOERASE_Pos (1U)
9169 #define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */
9170 #define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk
9171 #define TAMP_CR2_TAMP3NOERASE_Pos (2U)
9172 #define TAMP_CR2_TAMP3NOERASE_Msk (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos) /*!< 0x00000004 */
9173 #define TAMP_CR2_TAMP3NOERASE TAMP_CR2_TAMP3NOERASE_Msk
9174 #define TAMP_CR2_TAMP1MF_Pos (16U)
9175 #define TAMP_CR2_TAMP1MF_Msk (0x1UL << TAMP_CR2_TAMP1MF_Pos) /*!< 0x00010000 */
9176 #define TAMP_CR2_TAMP1MF TAMP_CR2_TAMP1MF_Msk
9177 #define TAMP_CR2_TAMP2MF_Pos (17U)
9178 #define TAMP_CR2_TAMP2MF_Msk (0x1UL << TAMP_CR2_TAMP2MF_Pos) /*!< 0x00020000 */
9179 #define TAMP_CR2_TAMP2MF TAMP_CR2_TAMP2MF_Msk
9180 #define TAMP_CR2_TAMP3MF_Pos (18U)
9181 #define TAMP_CR2_TAMP3MF_Msk (0x1UL << TAMP_CR2_TAMP3MF_Pos) /*!< 0x00040000 */
9182 #define TAMP_CR2_TAMP3MF TAMP_CR2_TAMP3MF_Msk
9183 #define TAMP_CR2_TAMP1TRG_Pos (24U)
9184 #define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */
9185 #define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk
9186 #define TAMP_CR2_TAMP2TRG_Pos (25U)
9187 #define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */
9188 #define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk
9189 #define TAMP_CR2_TAMP3TRG_Pos (26U)
9190 #define TAMP_CR2_TAMP3TRG_Msk (0x1UL << TAMP_CR2_TAMP3TRG_Pos) /*!< 0x04000000 */
9191 #define TAMP_CR2_TAMP3TRG TAMP_CR2_TAMP3TRG_Msk
9192
9193 /******************** Bits definition for TAMP_FLTCR register ***************/
9194 #define TAMP_FLTCR_TAMPFREQ_0 ((uint32_t)0x00000001)
9195 #define TAMP_FLTCR_TAMPFREQ_1 ((uint32_t)0x00000002)
9196 #define TAMP_FLTCR_TAMPFREQ_2 ((uint32_t)0x00000004)
9197 #define TAMP_FLTCR_TAMPFREQ_Pos (0U)
9198 #define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */
9199 #define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk
9200 #define TAMP_FLTCR_TAMPFLT_0 ((uint32_t)0x00000008)
9201 #define TAMP_FLTCR_TAMPFLT_1 ((uint32_t)0x00000010)
9202 #define TAMP_FLTCR_TAMPFLT_Pos (3U)
9203 #define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */
9204 #define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk
9205 #define TAMP_FLTCR_TAMPPRCH_0 ((uint32_t)0x00000020)
9206 #define TAMP_FLTCR_TAMPPRCH_1 ((uint32_t)0x00000040)
9207 #define TAMP_FLTCR_TAMPPRCH_Pos (5U)
9208 #define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */
9209 #define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk
9210 #define TAMP_FLTCR_TAMPPUDIS_Pos (7U)
9211 #define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */
9212 #define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk
9213
9214 /******************** Bits definition for TAMP_IER register *****************/
9215 #define TAMP_IER_TAMP1IE_Pos (0U)
9216 #define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */
9217 #define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk
9218 #define TAMP_IER_TAMP2IE_Pos (1U)
9219 #define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */
9220 #define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk
9221 #define TAMP_IER_TAMP3IE_Pos (2U)
9222 #define TAMP_IER_TAMP3IE_Msk (0x1UL << TAMP_IER_TAMP3IE_Pos) /*!< 0x00000004 */
9223 #define TAMP_IER_TAMP3IE TAMP_IER_TAMP3IE_Msk
9224 #define TAMP_IER_ITAMP3IE_Pos (18U)
9225 #define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */
9226 #define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk
9227 #define TAMP_IER_ITAMP4IE_Pos (19U)
9228 #define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */
9229 #define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk
9230 #define TAMP_IER_ITAMP5IE_Pos (20U)
9231 #define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */
9232 #define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk
9233 #define TAMP_IER_ITAMP6IE_Pos (21U)
9234 #define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */
9235 #define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk
9236
9237 /******************** Bits definition for TAMP_SR register ******************/
9238 #define TAMP_SR_TAMP1F_Pos (0U)
9239 #define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */
9240 #define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk
9241 #define TAMP_SR_TAMP2F_Pos (1U)
9242 #define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */
9243 #define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk
9244 #define TAMP_SR_TAMP3F_Pos (2U)
9245 #define TAMP_SR_TAMP3F_Msk (0x1UL << TAMP_SR_TAMP3F_Pos) /*!< 0x00000004 */
9246 #define TAMP_SR_TAMP3F TAMP_SR_TAMP3F_Msk
9247 #define TAMP_SR_ITAMP3F_Pos (18U)
9248 #define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */
9249 #define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk
9250 #define TAMP_SR_ITAMP4F_Pos (19U)
9251 #define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */
9252 #define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk
9253 #define TAMP_SR_ITAMP5F_Pos (20U)
9254 #define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */
9255 #define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk
9256 #define TAMP_SR_ITAMP6F_Pos (21U)
9257 #define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */
9258 #define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk
9259
9260 /******************** Bits definition for TAMP_MISR register ****************/
9261 #define TAMP_MISR_TAMP1MF_Pos (0U)
9262 #define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */
9263 #define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk
9264 #define TAMP_MISR_TAMP2MF_Pos (1U)
9265 #define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */
9266 #define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk
9267 #define TAMP_MISR_TAMP3MF_Pos (2U)
9268 #define TAMP_MISR_TAMP3MF_Msk (0x1UL << TAMP_MISR_TAMP3MF_Pos) /*!< 0x00000004 */
9269 #define TAMP_MISR_TAMP3MF TAMP_MISR_TAMP3MF_Msk
9270 #define TAMP_MISR_ITAMP3MF_Pos (18U)
9271 #define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */
9272 #define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk
9273 #define TAMP_MISR_ITAMP4MF_Pos (19U)
9274 #define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */
9275 #define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk
9276 #define TAMP_MISR_ITAMP5MF_Pos (20U)
9277 #define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */
9278 #define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk
9279 #define TAMP_MISR_ITAMP6MF_Pos (21U)
9280 #define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */
9281 #define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk
9282
9283 /******************** Bits definition for TAMP_SCR register *****************/
9284 #define TAMP_SCR_CTAMP1F_Pos (0U)
9285 #define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */
9286 #define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk
9287 #define TAMP_SCR_CTAMP2F_Pos (1U)
9288 #define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */
9289 #define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk
9290 #define TAMP_SCR_CTAMP3F_Pos (2U)
9291 #define TAMP_SCR_CTAMP3F_Msk (0x1UL << TAMP_SCR_CTAMP3F_Pos) /*!< 0x00000004 */
9292 #define TAMP_SCR_CTAMP3F TAMP_SCR_CTAMP3F_Msk
9293 #define TAMP_SCR_CITAMP3F_Pos (18U)
9294 #define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */
9295 #define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk
9296 #define TAMP_SCR_CITAMP4F_Pos (19U)
9297 #define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */
9298 #define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk
9299 #define TAMP_SCR_CITAMP5F_Pos (20U)
9300 #define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */
9301 #define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk
9302 #define TAMP_SCR_CITAMP6F_Pos (21U)
9303 #define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */
9304 #define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk
9305
9306 /******************** Bits definition for TAMP_BKP0R register ***************/
9307 #define TAMP_BKP0R_Pos (0U)
9308 #define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */
9309 #define TAMP_BKP0R TAMP_BKP0R_Msk
9310
9311 /******************** Bits definition for TAMP_BKP1R register ***************/
9312 #define TAMP_BKP1R_Pos (0U)
9313 #define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */
9314 #define TAMP_BKP1R TAMP_BKP1R_Msk
9315
9316 /******************** Bits definition for TAMP_BKP2R register ***************/
9317 #define TAMP_BKP2R_Pos (0U)
9318 #define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */
9319 #define TAMP_BKP2R TAMP_BKP2R_Msk
9320
9321 /******************** Bits definition for TAMP_BKP3R register ***************/
9322 #define TAMP_BKP3R_Pos (0U)
9323 #define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */
9324 #define TAMP_BKP3R TAMP_BKP3R_Msk
9325
9326 /******************** Bits definition for TAMP_BKP4R register ***************/
9327 #define TAMP_BKP4R_Pos (0U)
9328 #define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */
9329 #define TAMP_BKP4R TAMP_BKP4R_Msk
9330
9331 /******************** Bits definition for TAMP_BKP5R register ***************/
9332 #define TAMP_BKP5R_Pos (0U)
9333 #define TAMP_BKP5R_Msk (0xFFFFFFFFUL << TAMP_BKP5R_Pos) /*!< 0xFFFFFFFF */
9334 #define TAMP_BKP5R TAMP_BKP5R_Msk
9335
9336 /******************** Bits definition for TAMP_BKP6R register ***************/
9337 #define TAMP_BKP6R_Pos (0U)
9338 #define TAMP_BKP6R_Msk (0xFFFFFFFFUL << TAMP_BKP6R_Pos) /*!< 0xFFFFFFFF */
9339 #define TAMP_BKP6R TAMP_BKP6R_Msk
9340
9341 /******************** Bits definition for TAMP_BKP7R register ***************/
9342 #define TAMP_BKP7R_Pos (0U)
9343 #define TAMP_BKP7R_Msk (0xFFFFFFFFUL << TAMP_BKP7R_Pos) /*!< 0xFFFFFFFF */
9344 #define TAMP_BKP7R TAMP_BKP7R_Msk
9345
9346 /******************** Bits definition for TAMP_BKP8R register ***************/
9347 #define TAMP_BKP8R_Pos (0U)
9348 #define TAMP_BKP8R_Msk (0xFFFFFFFFUL << TAMP_BKP8R_Pos) /*!< 0xFFFFFFFF */
9349 #define TAMP_BKP8R TAMP_BKP8R_Msk
9350
9351 /******************** Bits definition for TAMP_BKP9R register ***************/
9352 #define TAMP_BKP9R_Pos (0U)
9353 #define TAMP_BKP9R_Msk (0xFFFFFFFFUL << TAMP_BKP9R_Pos) /*!< 0xFFFFFFFF */
9354 #define TAMP_BKP9R TAMP_BKP9R_Msk
9355
9356 /******************** Bits definition for TAMP_BKP10R register ***************/
9357 #define TAMP_BKP10R_Pos (0U)
9358 #define TAMP_BKP10R_Msk (0xFFFFFFFFUL << TAMP_BKP10R_Pos) /*!< 0xFFFFFFFF */
9359 #define TAMP_BKP10R TAMP_BKP10R_Msk
9360
9361 /******************** Bits definition for TAMP_BKP11R register ***************/
9362 #define TAMP_BKP11R_Pos (0U)
9363 #define TAMP_BKP11R_Msk (0xFFFFFFFFUL << TAMP_BKP11R_Pos) /*!< 0xFFFFFFFF */
9364 #define TAMP_BKP11R TAMP_BKP11R_Msk
9365
9366 /******************** Bits definition for TAMP_BKP12R register ***************/
9367 #define TAMP_BKP12R_Pos (0U)
9368 #define TAMP_BKP12R_Msk (0xFFFFFFFFUL << TAMP_BKP12R_Pos) /*!< 0xFFFFFFFF */
9369 #define TAMP_BKP12R TAMP_BKP12R_Msk
9370
9371 /******************** Bits definition for TAMP_BKP13R register ***************/
9372 #define TAMP_BKP13R_Pos (0U)
9373 #define TAMP_BKP13R_Msk (0xFFFFFFFFUL << TAMP_BKP13R_Pos) /*!< 0xFFFFFFFF */
9374 #define TAMP_BKP13R TAMP_BKP13R_Msk
9375
9376 /******************** Bits definition for TAMP_BKP14R register ***************/
9377 #define TAMP_BKP14R_Pos (0U)
9378 #define TAMP_BKP14R_Msk (0xFFFFFFFFUL << TAMP_BKP14R_Pos) /*!< 0xFFFFFFFF */
9379 #define TAMP_BKP14R TAMP_BKP14R_Msk
9380
9381 /******************** Bits definition for TAMP_BKP15R register ***************/
9382 #define TAMP_BKP15R_Pos (0U)
9383 #define TAMP_BKP15R_Msk (0xFFFFFFFFUL << TAMP_BKP15R_Pos) /*!< 0xFFFFFFFF */
9384 #define TAMP_BKP15R TAMP_BKP15R_Msk
9385
9386 /******************** Bits definition for TAMP_BKP16R register ***************/
9387 #define TAMP_BKP16R_Pos (0U)
9388 #define TAMP_BKP16R_Msk (0xFFFFFFFFUL << TAMP_BKP16R_Pos) /*!< 0xFFFFFFFF */
9389 #define TAMP_BKP16R TAMP_BKP16R_Msk
9390
9391 /******************** Bits definition for TAMP_BKP17R register ***************/
9392 #define TAMP_BKP17R_Pos (0U)
9393 #define TAMP_BKP17R_Msk (0xFFFFFFFFUL << TAMP_BKP17R_Pos) /*!< 0xFFFFFFFF */
9394 #define TAMP_BKP17R TAMP_BKP17R_Msk
9395
9396 /******************** Bits definition for TAMP_BKP18R register ***************/
9397 #define TAMP_BKP18R_Pos (0U)
9398 #define TAMP_BKP18R_Msk (0xFFFFFFFFUL << TAMP_BKP18R_Pos) /*!< 0xFFFFFFFF */
9399 #define TAMP_BKP18R TAMP_BKP18R_Msk
9400
9401 /******************** Bits definition for TAMP_BKP19R register ***************/
9402 #define TAMP_BKP19R_Pos (0U)
9403 #define TAMP_BKP19R_Msk (0xFFFFFFFFUL << TAMP_BKP19R_Pos) /*!< 0xFFFFFFFF */
9404 #define TAMP_BKP19R TAMP_BKP19R_Msk
9405
9406 /******************** Bits definition for TAMP_BKP20R register ***************/
9407 #define TAMP_BKP20R_Pos (0U)
9408 #define TAMP_BKP20R_Msk (0xFFFFFFFFUL << TAMP_BKP20R_Pos) /*!< 0xFFFFFFFF */
9409 #define TAMP_BKP20R TAMP_BKP20R_Msk
9410
9411 /******************** Bits definition for TAMP_BKP21R register ***************/
9412 #define TAMP_BKP21R_Pos (0U)
9413 #define TAMP_BKP21R_Msk (0xFFFFFFFFUL << TAMP_BKP21R_Pos) /*!< 0xFFFFFFFF */
9414 #define TAMP_BKP21R TAMP_BKP21R_Msk
9415
9416 /******************** Bits definition for TAMP_BKP22R register ***************/
9417 #define TAMP_BKP22R_Pos (0U)
9418 #define TAMP_BKP22R_Msk (0xFFFFFFFFUL << TAMP_BKP22R_Pos) /*!< 0xFFFFFFFF */
9419 #define TAMP_BKP22R TAMP_BKP22R_Msk
9420
9421 /******************** Bits definition for TAMP_BKP23R register ***************/
9422 #define TAMP_BKP23R_Pos (0U)
9423 #define TAMP_BKP23R_Msk (0xFFFFFFFFUL << TAMP_BKP23R_Pos) /*!< 0xFFFFFFFF */
9424 #define TAMP_BKP23R TAMP_BKP23R_Msk
9425
9426 /******************** Bits definition for TAMP_BKP24R register ***************/
9427 #define TAMP_BKP24R_Pos (0U)
9428 #define TAMP_BKP24R_Msk (0xFFFFFFFFUL << TAMP_BKP24R_Pos) /*!< 0xFFFFFFFF */
9429 #define TAMP_BKP24R TAMP_BKP24R_Msk
9430
9431 /******************** Bits definition for TAMP_BKP25R register ***************/
9432 #define TAMP_BKP25R_Pos (0U)
9433 #define TAMP_BKP25R_Msk (0xFFFFFFFFUL << TAMP_BKP25R_Pos) /*!< 0xFFFFFFFF */
9434 #define TAMP_BKP25R TAMP_BKP25R_Msk
9435
9436 /******************** Bits definition for TAMP_BKP26R register ***************/
9437 #define TAMP_BKP26R_Pos (0U)
9438 #define TAMP_BKP26R_Msk (0xFFFFFFFFUL << TAMP_BKP26R_Pos) /*!< 0xFFFFFFFF */
9439 #define TAMP_BKP26R TAMP_BKP26R_Msk
9440
9441 /******************** Bits definition for TAMP_BKP27R register ***************/
9442 #define TAMP_BKP27R_Pos (0U)
9443 #define TAMP_BKP27R_Msk (0xFFFFFFFFUL << TAMP_BKP27R_Pos) /*!< 0xFFFFFFFF */
9444 #define TAMP_BKP27R TAMP_BKP27R_Msk
9445
9446 /******************** Bits definition for TAMP_BKP28R register ***************/
9447 #define TAMP_BKP28R_Pos (0U)
9448 #define TAMP_BKP28R_Msk (0xFFFFFFFFUL << TAMP_BKP28R_Pos) /*!< 0xFFFFFFFF */
9449 #define TAMP_BKP28R TAMP_BKP28R_Msk
9450
9451 /******************** Bits definition for TAMP_BKP29R register ***************/
9452 #define TAMP_BKP29R_Pos (0U)
9453 #define TAMP_BKP29R_Msk (0xFFFFFFFFUL << TAMP_BKP29R_Pos) /*!< 0xFFFFFFFF */
9454 #define TAMP_BKP29R TAMP_BKP29R_Msk
9455
9456 /******************** Bits definition for TAMP_BKP30R register ***************/
9457 #define TAMP_BKP30R_Pos (0U)
9458 #define TAMP_BKP30R_Msk (0xFFFFFFFFUL << TAMP_BKP30R_Pos) /*!< 0xFFFFFFFF */
9459 #define TAMP_BKP30R TAMP_BKP30R_Msk
9460
9461 /******************** Bits definition for TAMP_BKP31R register ***************/
9462 #define TAMP_BKP31R_Pos (0U)
9463 #define TAMP_BKP31R_Msk (0xFFFFFFFFUL << TAMP_BKP31R_Pos) /*!< 0xFFFFFFFF */
9464 #define TAMP_BKP31R TAMP_BKP31R_Msk
9465
9466
9467 /******************************************************************************/
9468 /* */
9469 /* Serial Audio Interface */
9470 /* */
9471 /******************************************************************************/
9472 /******************** Bit definition for SAI_GCR register *******************/
9473 #define SAI_GCR_SYNCIN_Pos (0U)
9474 #define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos) /*!< 0x00000003 */
9475 #define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk /*!<SYNCIN[1:0] bits (Synchronization Inputs) */
9476 #define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos) /*!< 0x00000001 */
9477 #define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos) /*!< 0x00000002 */
9478
9479 #define SAI_GCR_SYNCOUT_Pos (4U)
9480 #define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000030 */
9481 #define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */
9482 #define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000010 */
9483 #define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000020 */
9484
9485 /******************* Bit definition for SAI_xCR1 register *******************/
9486 #define SAI_xCR1_MODE_Pos (0U)
9487 #define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos) /*!< 0x00000003 */
9488 #define SAI_xCR1_MODE SAI_xCR1_MODE_Msk /*!<MODE[1:0] bits (Audio Block Mode) */
9489 #define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos) /*!< 0x00000001 */
9490 #define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos) /*!< 0x00000002 */
9491
9492 #define SAI_xCR1_PRTCFG_Pos (2U)
9493 #define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos) /*!< 0x0000000C */
9494 #define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk /*!<PRTCFG[1:0] bits (Protocol Configuration) */
9495 #define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000004 */
9496 #define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000008 */
9497
9498 #define SAI_xCR1_DS_Pos (5U)
9499 #define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos) /*!< 0x000000E0 */
9500 #define SAI_xCR1_DS SAI_xCR1_DS_Msk /*!<DS[1:0] bits (Data Size) */
9501 #define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos) /*!< 0x00000020 */
9502 #define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos) /*!< 0x00000040 */
9503 #define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos) /*!< 0x00000080 */
9504
9505 #define SAI_xCR1_LSBFIRST_Pos (8U)
9506 #define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos) /*!< 0x00000100 */
9507 #define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk /*!<LSB First Configuration */
9508 #define SAI_xCR1_CKSTR_Pos (9U)
9509 #define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos) /*!< 0x00000200 */
9510 #define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk /*!<ClocK STRobing edge */
9511
9512 #define SAI_xCR1_SYNCEN_Pos (10U)
9513 #define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000C00 */
9514 #define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk /*!<SYNCEN[1:0](SYNChronization ENable) */
9515 #define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000400 */
9516 #define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000800 */
9517
9518 #define SAI_xCR1_MONO_Pos (12U)
9519 #define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos) /*!< 0x00001000 */
9520 #define SAI_xCR1_MONO SAI_xCR1_MONO_Msk /*!<Mono mode */
9521 #define SAI_xCR1_OUTDRIV_Pos (13U)
9522 #define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos) /*!< 0x00002000 */
9523 #define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk /*!<Output Drive */
9524 #define SAI_xCR1_SAIEN_Pos (16U)
9525 #define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos) /*!< 0x00010000 */
9526 #define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk /*!<Audio Block enable */
9527 #define SAI_xCR1_DMAEN_Pos (17U)
9528 #define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos) /*!< 0x00020000 */
9529 #define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk /*!<DMA enable */
9530 #define SAI_xCR1_NODIV_Pos (19U)
9531 #define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos) /*!< 0x00080000 */
9532 #define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk /*!<No Divider Configuration */
9533
9534 #define SAI_xCR1_MCKDIV_Pos (20U)
9535 #define SAI_xCR1_MCKDIV_Msk (0x3FUL << SAI_xCR1_MCKDIV_Pos) /*!< 0x03F00000 */
9536 #define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk /*!<MCKDIV[5:0] (Master ClocK Divider) */
9537 #define SAI_xCR1_MCKDIV_0 (0x00100000U) /*!<Bit 0 */
9538 #define SAI_xCR1_MCKDIV_1 (0x00200000U) /*!<Bit 1 */
9539 #define SAI_xCR1_MCKDIV_2 (0x00400000U) /*!<Bit 2 */
9540 #define SAI_xCR1_MCKDIV_3 (0x00800000U) /*!<Bit 3 */
9541 #define SAI_xCR1_MCKDIV_4 (0x01000000U) /*!<Bit 4 */
9542 #define SAI_xCR1_MCKDIV_5 (0x02000000U) /*!<Bit 5 */
9543
9544 #define SAI_xCR1_OSR_Pos (26U)
9545 #define SAI_xCR1_OSR_Msk (0x1UL << SAI_xCR1_OSR_Pos) /*!< 0x04000000 */
9546 #define SAI_xCR1_OSR SAI_xCR1_OSR_Msk /*!<Oversampling ratio for master clock */
9547
9548 #define SAI_xCR1_MCKEN_Pos (27U)
9549 #define SAI_xCR1_MCKEN_Msk (0x1UL << SAI_xCR1_MCKEN_Pos) /*!< 0x08000000 */
9550 #define SAI_xCR1_MCKEN SAI_xCR1_MCKEN_Msk /*!<Master clock generation enable */
9551
9552 /******************* Bit definition for SAI_xCR2 register *******************/
9553 #define SAI_xCR2_FTH_Pos (0U)
9554 #define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos) /*!< 0x00000007 */
9555 #define SAI_xCR2_FTH SAI_xCR2_FTH_Msk /*!<FTH[2:0](Fifo THreshold) */
9556 #define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos) /*!< 0x00000001 */
9557 #define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos) /*!< 0x00000002 */
9558 #define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos) /*!< 0x00000004 */
9559
9560 #define SAI_xCR2_FFLUSH_Pos (3U)
9561 #define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos) /*!< 0x00000008 */
9562 #define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk /*!<Fifo FLUSH */
9563 #define SAI_xCR2_TRIS_Pos (4U)
9564 #define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos) /*!< 0x00000010 */
9565 #define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk /*!<TRIState Management on data line */
9566 #define SAI_xCR2_MUTE_Pos (5U)
9567 #define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos) /*!< 0x00000020 */
9568 #define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk /*!<Mute mode */
9569 #define SAI_xCR2_MUTEVAL_Pos (6U)
9570 #define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos) /*!< 0x00000040 */
9571 #define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk /*!<Muate value */
9572
9573
9574 #define SAI_xCR2_MUTECNT_Pos (7U)
9575 #define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001F80 */
9576 #define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk /*!<MUTECNT[5:0] (MUTE counter) */
9577 #define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000080 */
9578 #define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000100 */
9579 #define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000200 */
9580 #define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000400 */
9581 #define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000800 */
9582 #define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001000 */
9583
9584 #define SAI_xCR2_CPL_Pos (13U)
9585 #define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos) /*!< 0x00002000 */
9586 #define SAI_xCR2_CPL SAI_xCR2_CPL_Msk /*!<CPL mode */
9587 #define SAI_xCR2_COMP_Pos (14U)
9588 #define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos) /*!< 0x0000C000 */
9589 #define SAI_xCR2_COMP SAI_xCR2_COMP_Msk /*!<COMP[1:0] (Companding mode) */
9590 #define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos) /*!< 0x00004000 */
9591 #define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos) /*!< 0x00008000 */
9592
9593
9594 /****************** Bit definition for SAI_xFRCR register *******************/
9595 #define SAI_xFRCR_FRL_Pos (0U)
9596 #define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos) /*!< 0x000000FF */
9597 #define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk /*!<FRL[7:0](Frame length) */
9598 #define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000001 */
9599 #define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000002 */
9600 #define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000004 */
9601 #define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000008 */
9602 #define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000010 */
9603 #define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000020 */
9604 #define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000040 */
9605 #define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000080 */
9606
9607 #define SAI_xFRCR_FSALL_Pos (8U)
9608 #define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos) /*!< 0x00007F00 */
9609 #define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk /*!<FRL[6:0] (Frame synchronization active level length) */
9610 #define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000100 */
9611 #define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000200 */
9612 #define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000400 */
9613 #define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000800 */
9614 #define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00001000 */
9615 #define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00002000 */
9616 #define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00004000 */
9617
9618 #define SAI_xFRCR_FSDEF_Pos (16U)
9619 #define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos) /*!< 0x00010000 */
9620 #define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk /*!< Frame Synchronization Definition */
9621 #define SAI_xFRCR_FSPOL_Pos (17U)
9622 #define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos) /*!< 0x00020000 */
9623 #define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk /*!<Frame Synchronization POLarity */
9624 #define SAI_xFRCR_FSOFF_Pos (18U)
9625 #define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos) /*!< 0x00040000 */
9626 #define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk /*!<Frame Synchronization OFFset */
9627
9628 /****************** Bit definition for SAI_xSLOTR register *******************/
9629 #define SAI_xSLOTR_FBOFF_Pos (0U)
9630 #define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x0000001F */
9631 #define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk /*!<FRL[4:0](First Bit Offset) */
9632 #define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000001 */
9633 #define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000002 */
9634 #define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000004 */
9635 #define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000008 */
9636 #define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000010 */
9637
9638 #define SAI_xSLOTR_SLOTSZ_Pos (6U)
9639 #define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x000000C0 */
9640 #define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk /*!<SLOTSZ[1:0] (Slot size) */
9641 #define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000040 */
9642 #define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000080 */
9643
9644 #define SAI_xSLOTR_NBSLOT_Pos (8U)
9645 #define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000F00 */
9646 #define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk /*!<NBSLOT[3:0] (Number of Slot in audio Frame) */
9647 #define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000100 */
9648 #define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000200 */
9649 #define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000400 */
9650 #define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000800 */
9651
9652 #define SAI_xSLOTR_SLOTEN_Pos (16U)
9653 #define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos) /*!< 0xFFFF0000 */
9654 #define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk /*!<SLOTEN[15:0] (Slot Enable) */
9655
9656 /******************* Bit definition for SAI_xIMR register *******************/
9657 #define SAI_xIMR_OVRUDRIE_Pos (0U)
9658 #define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos) /*!< 0x00000001 */
9659 #define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk /*!<Overrun underrun interrupt enable */
9660 #define SAI_xIMR_MUTEDETIE_Pos (1U)
9661 #define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos) /*!< 0x00000002 */
9662 #define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk /*!<Mute detection interrupt enable */
9663 #define SAI_xIMR_WCKCFGIE_Pos (2U)
9664 #define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos) /*!< 0x00000004 */
9665 #define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk /*!<Wrong Clock Configuration interrupt enable */
9666 #define SAI_xIMR_FREQIE_Pos (3U)
9667 #define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos) /*!< 0x00000008 */
9668 #define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk /*!<FIFO request interrupt enable */
9669 #define SAI_xIMR_CNRDYIE_Pos (4U)
9670 #define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos) /*!< 0x00000010 */
9671 #define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk /*!<Codec not ready interrupt enable */
9672 #define SAI_xIMR_AFSDETIE_Pos (5U)
9673 #define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos) /*!< 0x00000020 */
9674 #define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk /*!<Anticipated frame synchronization detection interrupt enable */
9675 #define SAI_xIMR_LFSDETIE_Pos (6U)
9676 #define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos) /*!< 0x00000040 */
9677 #define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk /*!<Late frame synchronization detection interrupt enable */
9678
9679 /******************** Bit definition for SAI_xSR register *******************/
9680 #define SAI_xSR_OVRUDR_Pos (0U)
9681 #define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos) /*!< 0x00000001 */
9682 #define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk /*!<Overrun underrun */
9683 #define SAI_xSR_MUTEDET_Pos (1U)
9684 #define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos) /*!< 0x00000002 */
9685 #define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk /*!<Mute detection */
9686 #define SAI_xSR_WCKCFG_Pos (2U)
9687 #define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos) /*!< 0x00000004 */
9688 #define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk /*!<Wrong Clock Configuration */
9689 #define SAI_xSR_FREQ_Pos (3U)
9690 #define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos) /*!< 0x00000008 */
9691 #define SAI_xSR_FREQ SAI_xSR_FREQ_Msk /*!<FIFO request */
9692 #define SAI_xSR_CNRDY_Pos (4U)
9693 #define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos) /*!< 0x00000010 */
9694 #define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk /*!<Codec not ready */
9695 #define SAI_xSR_AFSDET_Pos (5U)
9696 #define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos) /*!< 0x00000020 */
9697 #define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk /*!<Anticipated frame synchronization detection */
9698 #define SAI_xSR_LFSDET_Pos (6U)
9699 #define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos) /*!< 0x00000040 */
9700 #define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk /*!<Late frame synchronization detection */
9701
9702 #define SAI_xSR_FLVL_Pos (16U)
9703 #define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos) /*!< 0x00070000 */
9704 #define SAI_xSR_FLVL SAI_xSR_FLVL_Msk /*!<FLVL[2:0] (FIFO Level Threshold) */
9705 #define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos) /*!< 0x00010000 */
9706 #define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos) /*!< 0x00020000 */
9707 #define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos) /*!< 0x00040000 */
9708
9709 /****************** Bit definition for SAI_xCLRFR register ******************/
9710 #define SAI_xCLRFR_COVRUDR_Pos (0U)
9711 #define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos) /*!< 0x00000001 */
9712 #define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk /*!<Clear Overrun underrun */
9713 #define SAI_xCLRFR_CMUTEDET_Pos (1U)
9714 #define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos) /*!< 0x00000002 */
9715 #define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk /*!<Clear Mute detection */
9716 #define SAI_xCLRFR_CWCKCFG_Pos (2U)
9717 #define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos) /*!< 0x00000004 */
9718 #define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk /*!<Clear Wrong Clock Configuration */
9719 #define SAI_xCLRFR_CFREQ_Pos (3U)
9720 #define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos) /*!< 0x00000008 */
9721 #define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk /*!<Clear FIFO request */
9722 #define SAI_xCLRFR_CCNRDY_Pos (4U)
9723 #define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos) /*!< 0x00000010 */
9724 #define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk /*!<Clear Codec not ready */
9725 #define SAI_xCLRFR_CAFSDET_Pos (5U)
9726 #define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos) /*!< 0x00000020 */
9727 #define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk /*!<Clear Anticipated frame synchronization detection */
9728 #define SAI_xCLRFR_CLFSDET_Pos (6U)
9729 #define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos) /*!< 0x00000040 */
9730 #define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk /*!<Clear Late frame synchronization detection */
9731
9732 /****************** Bit definition for SAI_xDR register ******************/
9733 #define SAI_xDR_DATA_Pos (0U)
9734 #define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos) /*!< 0xFFFFFFFF */
9735 #define SAI_xDR_DATA SAI_xDR_DATA_Msk
9736
9737 /****************** Bit definition for SAI_PDMCR register *******************/
9738 #define SAI_PDMCR_PDMEN_Pos (0U)
9739 #define SAI_PDMCR_PDMEN_Msk (0x1UL << SAI_PDMCR_PDMEN_Pos) /*!< 0x00000001 */
9740 #define SAI_PDMCR_PDMEN SAI_PDMCR_PDMEN_Msk /*!<PDM enable */
9741
9742 #define SAI_PDMCR_MICNBR_Pos (4U)
9743 #define SAI_PDMCR_MICNBR_Msk (0x3UL << SAI_PDMCR_MICNBR_Pos) /*!< 0x00000030 */
9744 #define SAI_PDMCR_MICNBR SAI_PDMCR_MICNBR_Msk /*!<MICNBR[1:0] (Number of microphones) */
9745 #define SAI_PDMCR_MICNBR_0 (0x1UL << SAI_PDMCR_MICNBR_Pos) /*!< 0x00000010 */
9746 #define SAI_PDMCR_MICNBR_1 (0x2UL << SAI_PDMCR_MICNBR_Pos) /*!< 0x00000020 */
9747
9748 #define SAI_PDMCR_CKEN1_Pos (8U)
9749 #define SAI_PDMCR_CKEN1_Msk (0x1UL << SAI_PDMCR_CKEN1_Pos) /*!< 0x00000100 */
9750 #define SAI_PDMCR_CKEN1 SAI_PDMCR_CKEN1_Msk /*!<Clock 1 enable */
9751 #define SAI_PDMCR_CKEN2_Pos (9U)
9752 #define SAI_PDMCR_CKEN2_Msk (0x1UL << SAI_PDMCR_CKEN2_Pos) /*!< 0x00000200 */
9753 #define SAI_PDMCR_CKEN2 SAI_PDMCR_CKEN2_Msk /*!<Clock 2 enable */
9754 #define SAI_PDMCR_CKEN3_Pos (10U)
9755 #define SAI_PDMCR_CKEN3_Msk (0x1UL << SAI_PDMCR_CKEN3_Pos) /*!< 0x00000400 */
9756 #define SAI_PDMCR_CKEN3 SAI_PDMCR_CKEN3_Msk /*!<Clock 3 enable */
9757 #define SAI_PDMCR_CKEN4_Pos (11U)
9758 #define SAI_PDMCR_CKEN4_Msk (0x1UL << SAI_PDMCR_CKEN4_Pos) /*!< 0x00000800 */
9759 #define SAI_PDMCR_CKEN4 SAI_PDMCR_CKEN4_Msk /*!<Clock 4 enable */
9760
9761 /****************** Bit definition for SAI_PDMDLY register ******************/
9762 #define SAI_PDMDLY_DLYM1L_Pos (0U)
9763 #define SAI_PDMDLY_DLYM1L_Msk (0x7UL << SAI_PDMDLY_DLYM1L_Pos) /*!< 0x00000007 */
9764 #define SAI_PDMDLY_DLYM1L SAI_PDMDLY_DLYM1L_Msk /*!<DLYM1L[2:0] (Delay line adjust for left microphone of pair 1) */
9765 #define SAI_PDMDLY_DLYM1L_0 (0x1UL << SAI_PDMDLY_DLYM1L_Pos) /*!< 0x00000001 */
9766 #define SAI_PDMDLY_DLYM1L_1 (0x2UL << SAI_PDMDLY_DLYM1L_Pos) /*!< 0x00000002 */
9767 #define SAI_PDMDLY_DLYM1L_2 (0x4UL << SAI_PDMDLY_DLYM1L_Pos) /*!< 0x00000004 */
9768
9769 #define SAI_PDMDLY_DLYM1R_Pos (4U)
9770 #define SAI_PDMDLY_DLYM1R_Msk (0x7UL << SAI_PDMDLY_DLYM1R_Pos) /*!< 0x00000070 */
9771 #define SAI_PDMDLY_DLYM1R SAI_PDMDLY_DLYM1R_Msk /*!<DLYM1R[2:0] (Delay line adjust for right microphone of pair 1) */
9772 #define SAI_PDMDLY_DLYM1R_0 (0x1UL << SAI_PDMDLY_DLYM1R_Pos) /*!< 0x00000010 */
9773 #define SAI_PDMDLY_DLYM1R_1 (0x2UL << SAI_PDMDLY_DLYM1R_Pos) /*!< 0x00000020 */
9774 #define SAI_PDMDLY_DLYM1R_2 (0x4UL << SAI_PDMDLY_DLYM1R_Pos) /*!< 0x00000040 */
9775
9776 #define SAI_PDMDLY_DLYM2L_Pos (8U)
9777 #define SAI_PDMDLY_DLYM2L_Msk (0x7UL << SAI_PDMDLY_DLYM2L_Pos) /*!< 0x00000700 */
9778 #define SAI_PDMDLY_DLYM2L SAI_PDMDLY_DLYM2L_Msk /*!<DLYM2L[2:0] (Delay line adjust for left microphone of pair 2) */
9779 #define SAI_PDMDLY_DLYM2L_0 (0x1UL << SAI_PDMDLY_DLYM2L_Pos) /*!< 0x00000100 */
9780 #define SAI_PDMDLY_DLYM2L_1 (0x2UL << SAI_PDMDLY_DLYM2L_Pos) /*!< 0x00000200 */
9781 #define SAI_PDMDLY_DLYM2L_2 (0x4UL << SAI_PDMDLY_DLYM2L_Pos) /*!< 0x00000400 */
9782
9783 #define SAI_PDMDLY_DLYM2R_Pos (12U)
9784 #define SAI_PDMDLY_DLYM2R_Msk (0x7UL << SAI_PDMDLY_DLYM2R_Pos) /*!< 0x00007000 */
9785 #define SAI_PDMDLY_DLYM2R SAI_PDMDLY_DLYM2R_Msk /*!<DLYM2R[2:0] (Delay line adjust for right microphone of pair 2) */
9786 #define SAI_PDMDLY_DLYM2R_0 (0x1UL << SAI_PDMDLY_DLYM2R_Pos) /*!< 0x00001000 */
9787 #define SAI_PDMDLY_DLYM2R_1 (0x2UL << SAI_PDMDLY_DLYM2R_Pos) /*!< 0x00002000 */
9788 #define SAI_PDMDLY_DLYM2R_2 (0x4UL << SAI_PDMDLY_DLYM2R_Pos) /*!< 0x00004000 */
9789
9790 #define SAI_PDMDLY_DLYM3L_Pos (16U)
9791 #define SAI_PDMDLY_DLYM3L_Msk (0x7UL << SAI_PDMDLY_DLYM3L_Pos) /*!< 0x00070000 */
9792 #define SAI_PDMDLY_DLYM3L SAI_PDMDLY_DLYM3L_Msk /*!<DLYM3L[2:0] (Delay line adjust for left microphone of pair 3) */
9793 #define SAI_PDMDLY_DLYM3L_0 (0x1UL << SAI_PDMDLY_DLYM3L_Pos) /*!< 0x00010000 */
9794 #define SAI_PDMDLY_DLYM3L_1 (0x2UL << SAI_PDMDLY_DLYM3L_Pos) /*!< 0x00020000 */
9795 #define SAI_PDMDLY_DLYM3L_2 (0x4UL << SAI_PDMDLY_DLYM3L_Pos) /*!< 0x00040000 */
9796
9797 #define SAI_PDMDLY_DLYM3R_Pos (20U)
9798 #define SAI_PDMDLY_DLYM3R_Msk (0x7UL << SAI_PDMDLY_DLYM3R_Pos) /*!< 0x00700000 */
9799 #define SAI_PDMDLY_DLYM3R SAI_PDMDLY_DLYM3R_Msk /*!<DLYM3R[2:0] (Delay line adjust for right microphone of pair 3) */
9800 #define SAI_PDMDLY_DLYM3R_0 (0x1UL << SAI_PDMDLY_DLYM3R_Pos) /*!< 0x00100000 */
9801 #define SAI_PDMDLY_DLYM3R_1 (0x2UL << SAI_PDMDLY_DLYM3R_Pos) /*!< 0x00200000 */
9802 #define SAI_PDMDLY_DLYM3R_2 (0x4UL << SAI_PDMDLY_DLYM3R_Pos) /*!< 0x00400000 */
9803
9804 #define SAI_PDMDLY_DLYM4L_Pos (24U)
9805 #define SAI_PDMDLY_DLYM4L_Msk (0x7UL << SAI_PDMDLY_DLYM4L_Pos) /*!< 0x07000000 */
9806 #define SAI_PDMDLY_DLYM4L SAI_PDMDLY_DLYM4L_Msk /*!<DLYM4L[2:0] (Delay line adjust for left microphone of pair 4) */
9807 #define SAI_PDMDLY_DLYM4L_0 (0x1UL << SAI_PDMDLY_DLYM4L_Pos) /*!< 0x01000000 */
9808 #define SAI_PDMDLY_DLYM4L_1 (0x2UL << SAI_PDMDLY_DLYM4L_Pos) /*!< 0x02000000 */
9809 #define SAI_PDMDLY_DLYM4L_2 (0x4UL << SAI_PDMDLY_DLYM4L_Pos) /*!< 0x04000000 */
9810
9811 #define SAI_PDMDLY_DLYM4R_Pos (28U)
9812 #define SAI_PDMDLY_DLYM4R_Msk (0x7UL << SAI_PDMDLY_DLYM4R_Pos) /*!< 0x70000000 */
9813 #define SAI_PDMDLY_DLYM4R SAI_PDMDLY_DLYM4R_Msk /*!<DLYM4R[2:0] (Delay line adjust for right microphone of pair 4) */
9814 #define SAI_PDMDLY_DLYM4R_0 (0x1UL << SAI_PDMDLY_DLYM4R_Pos) /*!< 0x10000000 */
9815 #define SAI_PDMDLY_DLYM4R_1 (0x2UL << SAI_PDMDLY_DLYM4R_Pos) /*!< 0x20000000 */
9816 #define SAI_PDMDLY_DLYM4R_2 (0x4UL << SAI_PDMDLY_DLYM4R_Pos) /*!< 0x40000000 */
9817
9818
9819 /******************************************************************************/
9820 /* */
9821 /* Serial Peripheral Interface (SPI) */
9822 /* */
9823 /******************************************************************************/
9824 /*
9825 * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)
9826 */
9827 #define SPI_I2S_SUPPORT /*!< I2S support */
9828
9829 /******************* Bit definition for SPI_CR1 register ********************/
9830 #define SPI_CR1_CPHA_Pos (0U)
9831 #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
9832 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */
9833 #define SPI_CR1_CPOL_Pos (1U)
9834 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
9835 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */
9836 #define SPI_CR1_MSTR_Pos (2U)
9837 #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
9838 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */
9839
9840 #define SPI_CR1_BR_Pos (3U)
9841 #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */
9842 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */
9843 #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */
9844 #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */
9845 #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */
9846
9847 #define SPI_CR1_SPE_Pos (6U)
9848 #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
9849 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */
9850 #define SPI_CR1_LSBFIRST_Pos (7U)
9851 #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
9852 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */
9853 #define SPI_CR1_SSI_Pos (8U)
9854 #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
9855 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */
9856 #define SPI_CR1_SSM_Pos (9U)
9857 #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
9858 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */
9859 #define SPI_CR1_RXONLY_Pos (10U)
9860 #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
9861 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */
9862 #define SPI_CR1_CRCL_Pos (11U)
9863 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
9864 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
9865 #define SPI_CR1_CRCNEXT_Pos (12U)
9866 #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
9867 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */
9868 #define SPI_CR1_CRCEN_Pos (13U)
9869 #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
9870 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */
9871 #define SPI_CR1_BIDIOE_Pos (14U)
9872 #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
9873 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */
9874 #define SPI_CR1_BIDIMODE_Pos (15U)
9875 #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
9876 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */
9877
9878 /******************* Bit definition for SPI_CR2 register ********************/
9879 #define SPI_CR2_RXDMAEN_Pos (0U)
9880 #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
9881 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */
9882 #define SPI_CR2_TXDMAEN_Pos (1U)
9883 #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
9884 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */
9885 #define SPI_CR2_SSOE_Pos (2U)
9886 #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
9887 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */
9888 #define SPI_CR2_NSSP_Pos (3U)
9889 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */
9890 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse management Enable */
9891 #define SPI_CR2_FRF_Pos (4U)
9892 #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */
9893 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!< Frame Format Enable */
9894 #define SPI_CR2_ERRIE_Pos (5U)
9895 #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
9896 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */
9897 #define SPI_CR2_RXNEIE_Pos (6U)
9898 #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
9899 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */
9900 #define SPI_CR2_TXEIE_Pos (7U)
9901 #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
9902 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */
9903 #define SPI_CR2_DS_Pos (8U)
9904 #define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos) /*!< 0x00000F00 */
9905 #define SPI_CR2_DS SPI_CR2_DS_Msk /*!< DS[3:0] Data Size */
9906 #define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos) /*!< 0x00000100 */
9907 #define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos) /*!< 0x00000200 */
9908 #define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos) /*!< 0x00000400 */
9909 #define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos) /*!< 0x00000800 */
9910 #define SPI_CR2_FRXTH_Pos (12U)
9911 #define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos) /*!< 0x00001000 */
9912 #define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk /*!< FIFO reception Threshold */
9913 #define SPI_CR2_LDMARX_Pos (13U)
9914 #define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos) /*!< 0x00002000 */
9915 #define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk /*!< Last DMA transfer for reception */
9916 #define SPI_CR2_LDMATX_Pos (14U)
9917 #define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos) /*!< 0x00004000 */
9918 #define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk /*!< Last DMA transfer for transmission */
9919
9920 /******************** Bit definition for SPI_SR register ********************/
9921 #define SPI_SR_RXNE_Pos (0U)
9922 #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
9923 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */
9924 #define SPI_SR_TXE_Pos (1U)
9925 #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */
9926 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */
9927 #define SPI_SR_CHSIDE_Pos (2U)
9928 #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
9929 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */
9930 #define SPI_SR_UDR_Pos (3U)
9931 #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */
9932 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */
9933 #define SPI_SR_CRCERR_Pos (4U)
9934 #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
9935 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */
9936 #define SPI_SR_MODF_Pos (5U)
9937 #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */
9938 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */
9939 #define SPI_SR_OVR_Pos (6U)
9940 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
9941 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */
9942 #define SPI_SR_BSY_Pos (7U)
9943 #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */
9944 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */
9945 #define SPI_SR_FRE_Pos (8U)
9946 #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */
9947 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!< TI frame format error */
9948 #define SPI_SR_FRLVL_Pos (9U)
9949 #define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos) /*!< 0x00000600 */
9950 #define SPI_SR_FRLVL SPI_SR_FRLVL_Msk /*!< FIFO Reception Level */
9951 #define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos) /*!< 0x00000200 */
9952 #define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos) /*!< 0x00000400 */
9953 #define SPI_SR_FTLVL_Pos (11U)
9954 #define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos) /*!< 0x00001800 */
9955 #define SPI_SR_FTLVL SPI_SR_FTLVL_Msk /*!< FIFO Transmission Level */
9956 #define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos) /*!< 0x00000800 */
9957 #define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos) /*!< 0x00001000 */
9958
9959 /******************** Bit definition for SPI_DR register ********************/
9960 #define SPI_DR_DR_Pos (0U)
9961 #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
9962 #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */
9963
9964 /******************* Bit definition for SPI_CRCPR register ******************/
9965 #define SPI_CRCPR_CRCPOLY_Pos (0U)
9966 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
9967 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */
9968
9969 /****************** Bit definition for SPI_RXCRCR register ******************/
9970 #define SPI_RXCRCR_RXCRC_Pos (0U)
9971 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
9972 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */
9973
9974 /****************** Bit definition for SPI_TXCRCR register ******************/
9975 #define SPI_TXCRCR_TXCRC_Pos (0U)
9976 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
9977 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */
9978
9979 /****************** Bit definition for SPI_I2SCFGR register *****************/
9980 #define SPI_I2SCFGR_CHLEN_Pos (0U)
9981 #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */
9982 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */
9983 #define SPI_I2SCFGR_DATLEN_Pos (1U)
9984 #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */
9985 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */
9986 #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */
9987 #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */
9988 #define SPI_I2SCFGR_CKPOL_Pos (3U)
9989 #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */
9990 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */
9991 #define SPI_I2SCFGR_I2SSTD_Pos (4U)
9992 #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */
9993 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */
9994 #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */
9995 #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */
9996 #define SPI_I2SCFGR_PCMSYNC_Pos (7U)
9997 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
9998 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */
9999 #define SPI_I2SCFGR_I2SCFG_Pos (8U)
10000 #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */
10001 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */
10002 #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */
10003 #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */
10004 #define SPI_I2SCFGR_I2SE_Pos (10U)
10005 #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */
10006 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */
10007 #define SPI_I2SCFGR_I2SMOD_Pos (11U)
10008 #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
10009 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */
10010 #define SPI_I2SCFGR_ASTRTEN_Pos (12U)
10011 #define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */
10012 #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */
10013
10014 /****************** Bit definition for SPI_I2SPR register *******************/
10015 #define SPI_I2SPR_I2SDIV_Pos (0U)
10016 #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */
10017 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */
10018 #define SPI_I2SPR_ODD_Pos (8U)
10019 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
10020 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */
10021 #define SPI_I2SPR_MCKOE_Pos (9U)
10022 #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */
10023 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */
10024
10025 /******************************************************************************/
10026 /* */
10027 /* SYSCFG */
10028 /* */
10029 /******************************************************************************/
10030 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
10031 #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
10032 #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x7UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000007 */
10033 #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */
10034 #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
10035 #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
10036 #define SYSCFG_MEMRMP_MEM_MODE_2 (0x4UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000004 */
10037
10038 #define SYSCFG_MEMRMP_FB_MODE_Pos (8U)
10039 #define SYSCFG_MEMRMP_FB_MODE_Msk (0x1UL << SYSCFG_MEMRMP_FB_MODE_Pos) /*!< 0x00000100 */
10040 #define SYSCFG_MEMRMP_FB_MODE SYSCFG_MEMRMP_FB_MODE_Msk /*!< User Flash Bank mode selection */
10041
10042 /****************** Bit definition for SYSCFG_CFGR1 register ******************/
10043 #define SYSCFG_CFGR1_BOOSTEN_Pos (8U)
10044 #define SYSCFG_CFGR1_BOOSTEN_Msk (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
10045 #define SYSCFG_CFGR1_BOOSTEN SYSCFG_CFGR1_BOOSTEN_Msk /*!< I/O analog switch voltage booster enable */
10046 #define SYSCFG_CFGR1_ANASWVDD_Pos (9U)
10047 #define SYSCFG_CFGR1_ANASWVDD_Msk (0x1UL << SYSCFG_CFGR1_ANASWVDD_Pos) /*!< 0x00000200 */
10048 #define SYSCFG_CFGR1_ANASWVDD SYSCFG_CFGR1_ANASWVDD_Msk /*!< GPIO analog switch control voltage selection */
10049 #define SYSCFG_CFGR1_I2C_PB6_FMP_Pos (16U)
10050 #define SYSCFG_CFGR1_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)/*!< 0x00010000 */
10051 #define SYSCFG_CFGR1_I2C_PB6_FMP SYSCFG_CFGR1_I2C_PB6_FMP_Msk /*!< I2C PB6 Fast mode plus */
10052 #define SYSCFG_CFGR1_I2C_PB7_FMP_Pos (17U)
10053 #define SYSCFG_CFGR1_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)/*!< 0x00020000 */
10054 #define SYSCFG_CFGR1_I2C_PB7_FMP SYSCFG_CFGR1_I2C_PB7_FMP_Msk /*!< I2C PB7 Fast mode plus */
10055 #define SYSCFG_CFGR1_I2C_PB8_FMP_Pos (18U)
10056 #define SYSCFG_CFGR1_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)/*!< 0x00040000 */
10057 #define SYSCFG_CFGR1_I2C_PB8_FMP SYSCFG_CFGR1_I2C_PB8_FMP_Msk /*!< I2C PB8 Fast mode plus */
10058 #define SYSCFG_CFGR1_I2C_PB9_FMP_Pos (19U)
10059 #define SYSCFG_CFGR1_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)/*!< 0x00080000 */
10060 #define SYSCFG_CFGR1_I2C_PB9_FMP SYSCFG_CFGR1_I2C_PB9_FMP_Msk /*!< I2C PB9 Fast mode plus */
10061 #define SYSCFG_CFGR1_I2C1_FMP_Pos (20U)
10062 #define SYSCFG_CFGR1_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos) /*!< 0x00100000 */
10063 #define SYSCFG_CFGR1_I2C1_FMP SYSCFG_CFGR1_I2C1_FMP_Msk /*!< I2C1 Fast mode plus */
10064 #define SYSCFG_CFGR1_I2C2_FMP_Pos (21U)
10065 #define SYSCFG_CFGR1_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos) /*!< 0x00200000 */
10066 #define SYSCFG_CFGR1_I2C2_FMP SYSCFG_CFGR1_I2C2_FMP_Msk /*!< I2C2 Fast mode plus */
10067 #define SYSCFG_CFGR1_I2C3_FMP_Pos (22U)
10068 #define SYSCFG_CFGR1_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C3_FMP_Pos) /*!< 0x00400000 */
10069 #define SYSCFG_CFGR1_I2C3_FMP SYSCFG_CFGR1_I2C3_FMP_Msk /*!< I2C3 Fast mode plus */
10070 #define SYSCFG_CFGR1_I2C4_FMP_Pos (23U)
10071 #define SYSCFG_CFGR1_I2C4_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C4_FMP_Pos) /*!< 0x00800000 */
10072 #define SYSCFG_CFGR1_I2C4_FMP SYSCFG_CFGR1_I2C4_FMP_Msk /*!< I2C4 Fast mode plus */
10073 #define SYSCFG_CFGR1_FPU_IE_0 (0x04000000U) /*!< Invalid operation Interrupt enable */
10074 #define SYSCFG_CFGR1_FPU_IE_1 (0x08000000U) /*!< Divide-by-zero Interrupt enable */
10075 #define SYSCFG_CFGR1_FPU_IE_2 (0x10000000U) /*!< Underflow Interrupt enable */
10076 #define SYSCFG_CFGR1_FPU_IE_3 (0x20000000U) /*!< Overflow Interrupt enable */
10077 #define SYSCFG_CFGR1_FPU_IE_4 (0x40000000U) /*!< Input denormal Interrupt enable */
10078 #define SYSCFG_CFGR1_FPU_IE_5 (0x80000000U) /*!< Inexact Interrupt enable (interrupt disabled at reset) */
10079
10080 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
10081 #define SYSCFG_EXTICR1_EXTI0_Pos (0U)
10082 #define SYSCFG_EXTICR1_EXTI0_Msk (0x7UL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
10083 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */
10084 #define SYSCFG_EXTICR1_EXTI1_Pos (4U)
10085 #define SYSCFG_EXTICR1_EXTI1_Msk (0x7UL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
10086 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */
10087 #define SYSCFG_EXTICR1_EXTI2_Pos (8U)
10088 #define SYSCFG_EXTICR1_EXTI2_Msk (0x7UL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
10089 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */
10090 #define SYSCFG_EXTICR1_EXTI3_Pos (12U)
10091 #define SYSCFG_EXTICR1_EXTI3_Msk (0x7UL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
10092 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */
10093
10094 /**
10095 * @brief EXTI0 configuration
10096 */
10097 #define SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) /*!<PA[0] pin */
10098 #define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) /*!<PB[0] pin */
10099 #define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) /*!<PC[0] pin */
10100 #define SYSCFG_EXTICR1_EXTI0_PD (0x00000003U) /*!<PD[0] pin */
10101 #define SYSCFG_EXTICR1_EXTI0_PE (0x00000004U) /*!<PE[0] pin */
10102 #define SYSCFG_EXTICR1_EXTI0_PF (0x00000005U) /*!<PF[0] pin */
10103 #define SYSCFG_EXTICR1_EXTI0_PG (0x00000006U) /*!<PG[0] pin */
10104
10105 /**
10106 * @brief EXTI1 configuration
10107 */
10108 #define SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) /*!<PA[1] pin */
10109 #define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) /*!<PB[1] pin */
10110 #define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) /*!<PC[1] pin */
10111 #define SYSCFG_EXTICR1_EXTI1_PD (0x00000030U) /*!<PD[1] pin */
10112 #define SYSCFG_EXTICR1_EXTI1_PE (0x00000040U) /*!<PE[1] pin */
10113 #define SYSCFG_EXTICR1_EXTI1_PF (0x00000050U) /*!<PF[1] pin */
10114 #define SYSCFG_EXTICR1_EXTI1_PG (0x00000060U) /*!<PG[1] pin */
10115
10116 /**
10117 * @brief EXTI2 configuration
10118 */
10119 #define SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) /*!<PA[2] pin */
10120 #define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) /*!<PB[2] pin */
10121 #define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) /*!<PC[2] pin */
10122 #define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) /*!<PD[2] pin */
10123 #define SYSCFG_EXTICR1_EXTI2_PE (0x00000400U) /*!<PE[2] pin */
10124 #define SYSCFG_EXTICR1_EXTI2_PF (0x00000500U) /*!<PF[2] pin */
10125 #define SYSCFG_EXTICR1_EXTI2_PG (0x00000600U) /*!<PG[2] pin */
10126
10127 /**
10128 * @brief EXTI3 configuration
10129 */
10130 #define SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) /*!<PA[3] pin */
10131 #define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) /*!<PB[3] pin */
10132 #define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) /*!<PC[3] pin */
10133 #define SYSCFG_EXTICR1_EXTI3_PD (0x00003000U) /*!<PD[3] pin */
10134 #define SYSCFG_EXTICR1_EXTI3_PE (0x00004000U) /*!<PE[3] pin */
10135 #define SYSCFG_EXTICR1_EXTI3_PF (0x00005000U) /*!<PF[3] pin */
10136 #define SYSCFG_EXTICR1_EXTI3_PG (0x00006000U) /*!<PG[3] pin */
10137
10138 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
10139 #define SYSCFG_EXTICR2_EXTI4_Pos (0U)
10140 #define SYSCFG_EXTICR2_EXTI4_Msk (0x7UL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
10141 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */
10142 #define SYSCFG_EXTICR2_EXTI5_Pos (4U)
10143 #define SYSCFG_EXTICR2_EXTI5_Msk (0x7UL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
10144 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */
10145 #define SYSCFG_EXTICR2_EXTI6_Pos (8U)
10146 #define SYSCFG_EXTICR2_EXTI6_Msk (0x7UL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
10147 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */
10148 #define SYSCFG_EXTICR2_EXTI7_Pos (12U)
10149 #define SYSCFG_EXTICR2_EXTI7_Msk (0x7UL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
10150 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */
10151
10152 /**
10153 * @brief EXTI4 configuration
10154 */
10155 #define SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) /*!<PA[4] pin */
10156 #define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) /*!<PB[4] pin */
10157 #define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) /*!<PC[4] pin */
10158 #define SYSCFG_EXTICR2_EXTI4_PD (0x00000003U) /*!<PD[4] pin */
10159 #define SYSCFG_EXTICR2_EXTI4_PE (0x00000004U) /*!<PE[4] pin */
10160 #define SYSCFG_EXTICR2_EXTI4_PF (0x00000005U) /*!<PF[4] pin */
10161 #define SYSCFG_EXTICR2_EXTI4_PG (0x00000006U) /*!<PG[4] pin */
10162
10163 /**
10164 * @brief EXTI5 configuration
10165 */
10166 #define SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) /*!<PA[5] pin */
10167 #define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) /*!<PB[5] pin */
10168 #define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) /*!<PC[5] pin */
10169 #define SYSCFG_EXTICR2_EXTI5_PD (0x00000030U) /*!<PD[5] pin */
10170 #define SYSCFG_EXTICR2_EXTI5_PE (0x00000040U) /*!<PE[5] pin */
10171 #define SYSCFG_EXTICR2_EXTI5_PF (0x00000050U) /*!<PF[5] pin */
10172 #define SYSCFG_EXTICR2_EXTI5_PG (0x00000060U) /*!<PG[5] pin */
10173
10174 /**
10175 * @brief EXTI6 configuration
10176 */
10177 #define SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) /*!<PA[6] pin */
10178 #define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) /*!<PB[6] pin */
10179 #define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) /*!<PC[6] pin */
10180 #define SYSCFG_EXTICR2_EXTI6_PD (0x00000300U) /*!<PD[6] pin */
10181 #define SYSCFG_EXTICR2_EXTI6_PE (0x00000400U) /*!<PE[6] pin */
10182 #define SYSCFG_EXTICR2_EXTI6_PF (0x00000500U) /*!<PF[6] pin */
10183 #define SYSCFG_EXTICR2_EXTI6_PG (0x00000600U) /*!<PG[6] pin */
10184
10185 /**
10186 * @brief EXTI7 configuration
10187 */
10188 #define SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) /*!<PA[7] pin */
10189 #define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) /*!<PB[7] pin */
10190 #define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) /*!<PC[7] pin */
10191 #define SYSCFG_EXTICR2_EXTI7_PD (0x00003000U) /*!<PD[7] pin */
10192 #define SYSCFG_EXTICR2_EXTI7_PE (0x00004000U) /*!<PE[7] pin */
10193 #define SYSCFG_EXTICR2_EXTI7_PF (0x00005000U) /*!<PF[7] pin */
10194 #define SYSCFG_EXTICR2_EXTI7_PG (0x00006000U) /*!<PG[7] pin */
10195
10196 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
10197 #define SYSCFG_EXTICR3_EXTI8_Pos (0U)
10198 #define SYSCFG_EXTICR3_EXTI8_Msk (0x7UL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
10199 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */
10200 #define SYSCFG_EXTICR3_EXTI9_Pos (4U)
10201 #define SYSCFG_EXTICR3_EXTI9_Msk (0x7UL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
10202 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */
10203 #define SYSCFG_EXTICR3_EXTI10_Pos (8U)
10204 #define SYSCFG_EXTICR3_EXTI10_Msk (0x7UL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
10205 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */
10206 #define SYSCFG_EXTICR3_EXTI11_Pos (12U)
10207 #define SYSCFG_EXTICR3_EXTI11_Msk (0x7UL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
10208 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */
10209
10210 /**
10211 * @brief EXTI8 configuration
10212 */
10213 #define SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) /*!<PA[8] pin */
10214 #define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) /*!<PB[8] pin */
10215 #define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) /*!<PC[8] pin */
10216 #define SYSCFG_EXTICR3_EXTI8_PD (0x00000003U) /*!<PD[8] pin */
10217 #define SYSCFG_EXTICR3_EXTI8_PE (0x00000004U) /*!<PE[8] pin */
10218 #define SYSCFG_EXTICR3_EXTI8_PF (0x00000005U) /*!<PF[8] pin */
10219 #define SYSCFG_EXTICR3_EXTI8_PG (0x00000006U) /*!<PG[8] pin */
10220
10221 /**
10222 * @brief EXTI9 configuration
10223 */
10224 #define SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) /*!<PA[9] pin */
10225 #define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) /*!<PB[9] pin */
10226 #define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) /*!<PC[9] pin */
10227 #define SYSCFG_EXTICR3_EXTI9_PD (0x00000030U) /*!<PD[9] pin */
10228 #define SYSCFG_EXTICR3_EXTI9_PE (0x00000040U) /*!<PE[9] pin */
10229 #define SYSCFG_EXTICR3_EXTI9_PF (0x00000050U) /*!<PF[9] pin */
10230 #define SYSCFG_EXTICR3_EXTI9_PG (0x00000060U) /*!<PG[9] pin */
10231
10232 /**
10233 * @brief EXTI10 configuration
10234 */
10235 #define SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) /*!<PA[10] pin */
10236 #define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) /*!<PB[10] pin */
10237 #define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) /*!<PC[10] pin */
10238 #define SYSCFG_EXTICR3_EXTI10_PD (0x00000300U) /*!<PD[10] pin */
10239 #define SYSCFG_EXTICR3_EXTI10_PE (0x00000400U) /*!<PE[10] pin */
10240 #define SYSCFG_EXTICR3_EXTI10_PF (0x00000500U) /*!<PF[10] pin */
10241
10242 /**
10243 * @brief EXTI11 configuration
10244 */
10245 #define SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) /*!<PA[11] pin */
10246 #define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) /*!<PB[11] pin */
10247 #define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) /*!<PC[11] pin */
10248 #define SYSCFG_EXTICR3_EXTI11_PD (0x00003000U) /*!<PD[11] pin */
10249 #define SYSCFG_EXTICR3_EXTI11_PE (0x00004000U) /*!<PE[11] pin */
10250 #define SYSCFG_EXTICR3_EXTI11_PF (0x00005000U) /*!<PF[11] pin */
10251
10252 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
10253 #define SYSCFG_EXTICR4_EXTI12_Pos (0U)
10254 #define SYSCFG_EXTICR4_EXTI12_Msk (0x7UL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x00000007 */
10255 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */
10256 #define SYSCFG_EXTICR4_EXTI13_Pos (4U)
10257 #define SYSCFG_EXTICR4_EXTI13_Msk (0x7UL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x00000070 */
10258 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */
10259 #define SYSCFG_EXTICR4_EXTI14_Pos (8U)
10260 #define SYSCFG_EXTICR4_EXTI14_Msk (0x7UL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000700 */
10261 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */
10262 #define SYSCFG_EXTICR4_EXTI15_Pos (12U)
10263 #define SYSCFG_EXTICR4_EXTI15_Msk (0x7UL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x00007000 */
10264 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */
10265
10266 /**
10267 * @brief EXTI12 configuration
10268 */
10269 #define SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) /*!<PA[12] pin */
10270 #define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) /*!<PB[12] pin */
10271 #define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) /*!<PC[12] pin */
10272 #define SYSCFG_EXTICR4_EXTI12_PD (0x00000003U) /*!<PD[12] pin */
10273 #define SYSCFG_EXTICR4_EXTI12_PE (0x00000004U) /*!<PE[12] pin */
10274 #define SYSCFG_EXTICR4_EXTI12_PF (0x00000005U) /*!<PF[12] pin */
10275
10276 /**
10277 * @brief EXTI13 configuration
10278 */
10279 #define SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) /*!<PA[13] pin */
10280 #define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) /*!<PB[13] pin */
10281 #define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) /*!<PC[13] pin */
10282 #define SYSCFG_EXTICR4_EXTI13_PD (0x00000030U) /*!<PD[13] pin */
10283 #define SYSCFG_EXTICR4_EXTI13_PE (0x00000040U) /*!<PE[13] pin */
10284 #define SYSCFG_EXTICR4_EXTI13_PF (0x00000050U) /*!<PF[13] pin */
10285
10286 /**
10287 * @brief EXTI14 configuration
10288 */
10289 #define SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) /*!<PA[14] pin */
10290 #define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) /*!<PB[14] pin */
10291 #define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) /*!<PC[14] pin */
10292 #define SYSCFG_EXTICR4_EXTI14_PD (0x00000300U) /*!<PD[14] pin */
10293 #define SYSCFG_EXTICR4_EXTI14_PE (0x00000400U) /*!<PE[14] pin */
10294 #define SYSCFG_EXTICR4_EXTI14_PF (0x00000500U) /*!<PF[14] pin */
10295
10296 /**
10297 * @brief EXTI15 configuration
10298 */
10299 #define SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) /*!<PA[15] pin */
10300 #define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) /*!<PB[15] pin */
10301 #define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) /*!<PC[15] pin */
10302 #define SYSCFG_EXTICR4_EXTI15_PD (0x00003000U) /*!<PD[15] pin */
10303 #define SYSCFG_EXTICR4_EXTI15_PE (0x00004000U) /*!<PE[15] pin */
10304 #define SYSCFG_EXTICR4_EXTI15_PF (0x00005000U) /*!<PF[15] pin */
10305
10306 /****************** Bit definition for SYSCFG_SCSR register ****************/
10307 #define SYSCFG_SCSR_CCMER_Pos (0U)
10308 #define SYSCFG_SCSR_CCMER_Msk (0x1UL << SYSCFG_SCSR_CCMER_Pos) /*!< 0x00000001 */
10309 #define SYSCFG_SCSR_CCMER SYSCFG_SCSR_CCMER_Msk /*!< CCMSRAM Erase Request */
10310 #define SYSCFG_SCSR_CCMBSY_Pos (1U)
10311 #define SYSCFG_SCSR_CCMBSY_Msk (0x1UL << SYSCFG_SCSR_CCMBSY_Pos) /*!< 0x00000002 */
10312 #define SYSCFG_SCSR_CCMBSY SYSCFG_SCSR_CCMBSY_Msk /*!< CCMSRAM Erase Ongoing */
10313
10314 /****************** Bit definition for SYSCFG_CFGR2 register ****************/
10315 #define SYSCFG_CFGR2_CLL_Pos (0U)
10316 #define SYSCFG_CFGR2_CLL_Msk (0x1UL << SYSCFG_CFGR2_CLL_Pos) /*!< 0x00000001 */
10317 #define SYSCFG_CFGR2_CLL SYSCFG_CFGR2_CLL_Msk /*!< Core Lockup Lock */
10318 #define SYSCFG_CFGR2_SPL_Pos (1U)
10319 #define SYSCFG_CFGR2_SPL_Msk (0x1UL << SYSCFG_CFGR2_SPL_Pos) /*!< 0x00000002 */
10320 #define SYSCFG_CFGR2_SPL SYSCFG_CFGR2_SPL_Msk /*!< SRAM Parity Lock*/
10321 #define SYSCFG_CFGR2_PVDL_Pos (2U)
10322 #define SYSCFG_CFGR2_PVDL_Msk (0x1UL << SYSCFG_CFGR2_PVDL_Pos) /*!< 0x00000004 */
10323 #define SYSCFG_CFGR2_PVDL SYSCFG_CFGR2_PVDL_Msk /*!< PVD Lock */
10324 #define SYSCFG_CFGR2_ECCL_Pos (3U)
10325 #define SYSCFG_CFGR2_ECCL_Msk (0x1UL << SYSCFG_CFGR2_ECCL_Pos) /*!< 0x00000008 */
10326 #define SYSCFG_CFGR2_ECCL SYSCFG_CFGR2_ECCL_Msk /*!< ECC Lock*/
10327 #define SYSCFG_CFGR2_SPF_Pos (8U)
10328 #define SYSCFG_CFGR2_SPF_Msk (0x1UL << SYSCFG_CFGR2_SPF_Pos) /*!< 0x00000100 */
10329 #define SYSCFG_CFGR2_SPF SYSCFG_CFGR2_SPF_Msk /*!< SRAM Parity Flag */
10330
10331 /****************** Bit definition for SYSCFG_SWPR register ****************/
10332 #define SYSCFG_SWPR_PAGE0_Pos (0U)
10333 #define SYSCFG_SWPR_PAGE0_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE0_Pos) /*!< 0x00000001 */
10334 #define SYSCFG_SWPR_PAGE0 (uint32_t)(SYSCFG_SWPR_PAGE0_Msk) /*!< CCMSRAM Write protection page 0 */
10335 #define SYSCFG_SWPR_PAGE1_Pos (1U)
10336 #define SYSCFG_SWPR_PAGE1_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE1_Pos) /*!< 0x00000002 */
10337 #define SYSCFG_SWPR_PAGE1 (uint32_t)(SYSCFG_SWPR_PAGE1_Msk) /*!< CCMSRAM Write protection page 1 */
10338 #define SYSCFG_SWPR_PAGE2_Pos (2U)
10339 #define SYSCFG_SWPR_PAGE2_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE2_Pos) /*!< 0x00000004 */
10340 #define SYSCFG_SWPR_PAGE2 (uint32_t)(SYSCFG_SWPR_PAGE2_Msk) /*!< CCMSRAM Write protection page 2 */
10341 #define SYSCFG_SWPR_PAGE3_Pos (3U)
10342 #define SYSCFG_SWPR_PAGE3_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE3_Pos) /*!< 0x00000008 */
10343 #define SYSCFG_SWPR_PAGE3 (uint32_t)(SYSCFG_SWPR_PAGE3_Msk) /*!< CCMSRAM Write protection page 3 */
10344 #define SYSCFG_SWPR_PAGE4_Pos (4U)
10345 #define SYSCFG_SWPR_PAGE4_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE4_Pos) /*!< 0x00000010 */
10346 #define SYSCFG_SWPR_PAGE4 (uint32_t)(SYSCFG_SWPR_PAGE4_Msk) /*!< CCMSRAM Write protection page 4 */
10347 #define SYSCFG_SWPR_PAGE5_Pos (5U)
10348 #define SYSCFG_SWPR_PAGE5_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE5_Pos) /*!< 0x00000020 */
10349 #define SYSCFG_SWPR_PAGE5 (uint32_t)(SYSCFG_SWPR_PAGE5_Msk) /*!< CCMSRAM Write protection page 5 */
10350 #define SYSCFG_SWPR_PAGE6_Pos (6U)
10351 #define SYSCFG_SWPR_PAGE6_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE6_Pos) /*!< 0x00000040 */
10352 #define SYSCFG_SWPR_PAGE6 (uint32_t)(SYSCFG_SWPR_PAGE6_Msk) /*!< CCMSRAM Write protection page 6 */
10353 #define SYSCFG_SWPR_PAGE7_Pos (7U)
10354 #define SYSCFG_SWPR_PAGE7_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE7_Pos) /*!< 0x00000080 */
10355 #define SYSCFG_SWPR_PAGE7 (uint32_t)(SYSCFG_SWPR_PAGE7_Msk) /*!< CCMSRAM Write protection page 7 */
10356 #define SYSCFG_SWPR_PAGE8_Pos (8U)
10357 #define SYSCFG_SWPR_PAGE8_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE8_Pos) /*!< 0x00000100 */
10358 #define SYSCFG_SWPR_PAGE8 (uint32_t)(SYSCFG_SWPR_PAGE8_Msk) /*!< CCMSRAM Write protection page 8 */
10359 #define SYSCFG_SWPR_PAGE9_Pos (9U)
10360 #define SYSCFG_SWPR_PAGE9_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE9_Pos) /*!< 0x00000200 */
10361 #define SYSCFG_SWPR_PAGE9 (uint32_t)(SYSCFG_SWPR_PAGE9_Msk) /*!< CCMSRAM Write protection page 9 */
10362 #define SYSCFG_SWPR_PAGE10_Pos (10U)
10363 #define SYSCFG_SWPR_PAGE10_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE10_Pos) /*!< 0x00000400 */
10364 #define SYSCFG_SWPR_PAGE10 (uint32_t)(SYSCFG_SWPR_PAGE10_Msk) /*!< CCMSRAM Write protection page 10*/
10365 #define SYSCFG_SWPR_PAGE11_Pos (11U)
10366 #define SYSCFG_SWPR_PAGE11_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE11_Pos) /*!< 0x00000800 */
10367 #define SYSCFG_SWPR_PAGE11 (uint32_t)(SYSCFG_SWPR_PAGE11_Msk) /*!< CCMSRAM Write protection page 11*/
10368 #define SYSCFG_SWPR_PAGE12_Pos (12U)
10369 #define SYSCFG_SWPR_PAGE12_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE12_Pos) /*!< 0x00001000 */
10370 #define SYSCFG_SWPR_PAGE12 (uint32_t)(SYSCFG_SWPR_PAGE12_Msk) /*!< CCMSRAM Write protection page 12*/
10371 #define SYSCFG_SWPR_PAGE13_Pos (13U)
10372 #define SYSCFG_SWPR_PAGE13_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE13_Pos) /*!< 0x00002000 */
10373 #define SYSCFG_SWPR_PAGE13 (uint32_t)(SYSCFG_SWPR_PAGE13_Msk) /*!< CCMSRAM Write protection page 13*/
10374 #define SYSCFG_SWPR_PAGE14_Pos (14U)
10375 #define SYSCFG_SWPR_PAGE14_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE14_Pos) /*!< 0x00004000 */
10376 #define SYSCFG_SWPR_PAGE14 (uint32_t)(SYSCFG_SWPR_PAGE14_Msk) /*!< CCMSRAM Write protection page 14*/
10377 #define SYSCFG_SWPR_PAGE15_Pos (15U)
10378 #define SYSCFG_SWPR_PAGE15_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE15_Pos) /*!< 0x00008000 */
10379 #define SYSCFG_SWPR_PAGE15 (uint32_t)(SYSCFG_SWPR_PAGE15_Msk) /*!< CCMSRAM Write protection page 15*/
10380 #define SYSCFG_SWPR_PAGE16_Pos (16U)
10381 #define SYSCFG_SWPR_PAGE16_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE16_Pos) /*!< 0x00010000 */
10382 #define SYSCFG_SWPR_PAGE16 (uint32_t)(SYSCFG_SWPR_PAGE16_Msk) /*!< CCMSRAM Write protection page 16*/
10383 #define SYSCFG_SWPR_PAGE17_Pos (17U)
10384 #define SYSCFG_SWPR_PAGE17_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE17_Pos) /*!< 0x00020000 */
10385 #define SYSCFG_SWPR_PAGE17 (uint32_t)(SYSCFG_SWPR_PAGE17_Msk) /*!< CCMSRAM Write protection page 17*/
10386 #define SYSCFG_SWPR_PAGE18_Pos (18U)
10387 #define SYSCFG_SWPR_PAGE18_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE18_Pos) /*!< 0x00040000 */
10388 #define SYSCFG_SWPR_PAGE18 (uint32_t)(SYSCFG_SWPR_PAGE18_Msk) /*!< CCMSRAM Write protection page 18*/
10389 #define SYSCFG_SWPR_PAGE19_Pos (19U)
10390 #define SYSCFG_SWPR_PAGE19_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE19_Pos) /*!< 0x00080000 */
10391 #define SYSCFG_SWPR_PAGE19 (uint32_t)(SYSCFG_SWPR_PAGE19_Msk) /*!< CCMSRAM Write protection page 19*/
10392 #define SYSCFG_SWPR_PAGE20_Pos (20U)
10393 #define SYSCFG_SWPR_PAGE20_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE20_Pos) /*!< 0x00100000 */
10394 #define SYSCFG_SWPR_PAGE20 (uint32_t)(SYSCFG_SWPR_PAGE20_Msk) /*!< CCMSRAM Write protection page 20*/
10395 #define SYSCFG_SWPR_PAGE21_Pos (21U)
10396 #define SYSCFG_SWPR_PAGE21_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE21_Pos) /*!< 0x00200000 */
10397 #define SYSCFG_SWPR_PAGE21 (uint32_t)(SYSCFG_SWPR_PAGE21_Msk) /*!< CCMSRAM Write protection page 21*/
10398 #define SYSCFG_SWPR_PAGE22_Pos (22U)
10399 #define SYSCFG_SWPR_PAGE22_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE22_Pos) /*!< 0x00400000 */
10400 #define SYSCFG_SWPR_PAGE22 (uint32_t)(SYSCFG_SWPR_PAGE22_Msk) /*!< CCMSRAM Write protection page 22*/
10401 #define SYSCFG_SWPR_PAGE23_Pos (23U)
10402 #define SYSCFG_SWPR_PAGE23_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE23_Pos) /*!< 0x00800000 */
10403 #define SYSCFG_SWPR_PAGE23 (uint32_t)(SYSCFG_SWPR_PAGE23_Msk) /*!< CCMSRAM Write protection page 23*/
10404 #define SYSCFG_SWPR_PAGE24_Pos (24U)
10405 #define SYSCFG_SWPR_PAGE24_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE24_Pos) /*!< 0x01000000 */
10406 #define SYSCFG_SWPR_PAGE24 (uint32_t)(SYSCFG_SWPR_PAGE24_Msk) /*!< CCMSRAM Write protection page 24*/
10407 #define SYSCFG_SWPR_PAGE25_Pos (25U)
10408 #define SYSCFG_SWPR_PAGE25_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE25_Pos) /*!< 0x02000000 */
10409 #define SYSCFG_SWPR_PAGE25 (uint32_t)(SYSCFG_SWPR_PAGE25_Msk) /*!< CCMSRAM Write protection page 25*/
10410 #define SYSCFG_SWPR_PAGE26_Pos (26U)
10411 #define SYSCFG_SWPR_PAGE26_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE26_Pos) /*!< 0x04000000 */
10412 #define SYSCFG_SWPR_PAGE26 (uint32_t)(SYSCFG_SWPR_PAGE26_Msk) /*!< CCMSRAM Write protection page 26*/
10413 #define SYSCFG_SWPR_PAGE27_Pos (27U)
10414 #define SYSCFG_SWPR_PAGE27_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE27_Pos) /*!< 0x08000000 */
10415 #define SYSCFG_SWPR_PAGE27 (uint32_t)(SYSCFG_SWPR_PAGE27_Msk) /*!< CCMSRAM Write protection page 27*/
10416 #define SYSCFG_SWPR_PAGE28_Pos (28U)
10417 #define SYSCFG_SWPR_PAGE28_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE28_Pos) /*!< 0x10000000 */
10418 #define SYSCFG_SWPR_PAGE28 (uint32_t)(SYSCFG_SWPR_PAGE28_Msk) /*!< CCMSRAM Write protection page 28*/
10419 #define SYSCFG_SWPR_PAGE29_Pos (29U)
10420 #define SYSCFG_SWPR_PAGE29_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE29_Pos) /*!< 0x20000000 */
10421 #define SYSCFG_SWPR_PAGE29 (uint32_t)(SYSCFG_SWPR_PAGE29_Msk) /*!< CCMSRAM Write protection page 29*/
10422 #define SYSCFG_SWPR_PAGE30_Pos (30U)
10423 #define SYSCFG_SWPR_PAGE30_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE30_Pos) /*!< 0x40000000 */
10424 #define SYSCFG_SWPR_PAGE30 (uint32_t)(SYSCFG_SWPR_PAGE30_Msk) /*!< CCMSRAM Write protection page 30*/
10425 #define SYSCFG_SWPR_PAGE31_Pos (31U)
10426 #define SYSCFG_SWPR_PAGE31_Msk (uint32_t)(0x1UL << SYSCFG_SWPR_PAGE31_Pos) /*!< 0x80000000 */
10427 #define SYSCFG_SWPR_PAGE31 (uint32_t)(SYSCFG_SWPR_PAGE31_Msk) /*!< CCMSRAM Write protection page 31*/
10428 /****************** Bit definition for SYSCFG_SKR register ****************/
10429 #define SYSCFG_SKR_KEY_Pos (0U)
10430 #define SYSCFG_SKR_KEY_Msk (0xFFUL << SYSCFG_SKR_KEY_Pos) /*!< 0x000000FF */
10431 #define SYSCFG_SKR_KEY SYSCFG_SKR_KEY_Msk /*!< CCMSRAM write protection key for software erase */
10432
10433 /******************************************************************************/
10434 /* */
10435 /* TIM */
10436 /* */
10437 /******************************************************************************/
10438 /******************* Bit definition for TIM_CR1 register ********************/
10439 #define TIM_CR1_CEN_Pos (0U)
10440 #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
10441 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
10442 #define TIM_CR1_UDIS_Pos (1U)
10443 #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
10444 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
10445 #define TIM_CR1_URS_Pos (2U)
10446 #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */
10447 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
10448 #define TIM_CR1_OPM_Pos (3U)
10449 #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
10450 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
10451 #define TIM_CR1_DIR_Pos (4U)
10452 #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
10453 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
10454
10455 #define TIM_CR1_CMS_Pos (5U)
10456 #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
10457 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
10458 #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x00000020 */
10459 #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x00000040 */
10460
10461 #define TIM_CR1_ARPE_Pos (7U)
10462 #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
10463 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
10464
10465 #define TIM_CR1_CKD_Pos (8U)
10466 #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
10467 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
10468 #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x00000100 */
10469 #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x00000200 */
10470
10471 #define TIM_CR1_UIFREMAP_Pos (11U)
10472 #define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos) /*!< 0x00000800 */
10473 #define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk /*!<Update interrupt flag remap */
10474
10475 #define TIM_CR1_DITHEN_Pos (12U)
10476 #define TIM_CR1_DITHEN_Msk (0x1UL << TIM_CR1_DITHEN_Pos) /*!< 0x00001000 */
10477 #define TIM_CR1_DITHEN TIM_CR1_DITHEN_Msk /*!<Dithering enable */
10478
10479 /******************* Bit definition for TIM_CR2 register ********************/
10480 #define TIM_CR2_CCPC_Pos (0U)
10481 #define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
10482 #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
10483 #define TIM_CR2_CCUS_Pos (2U)
10484 #define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
10485 #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
10486 #define TIM_CR2_CCDS_Pos (3U)
10487 #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
10488 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
10489
10490 #define TIM_CR2_MMS_Pos (4U)
10491 #define TIM_CR2_MMS_Msk (0x200007UL << TIM_CR2_MMS_Pos) /*!< 0x02000070 */
10492 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[3:0] bits (Master Mode Selection) */
10493 #define TIM_CR2_MMS_0 (0x000001UL << TIM_CR2_MMS_Pos) /*!< 0x00000010 */
10494 #define TIM_CR2_MMS_1 (0x000002UL << TIM_CR2_MMS_Pos) /*!< 0x00000020 */
10495 #define TIM_CR2_MMS_2 (0x000004UL << TIM_CR2_MMS_Pos) /*!< 0x00000040 */
10496 #define TIM_CR2_MMS_3 (0x200000UL << TIM_CR2_MMS_Pos) /*!< 0x02000000 */
10497
10498 #define TIM_CR2_TI1S_Pos (7U)
10499 #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
10500 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
10501 #define TIM_CR2_OIS1_Pos (8U)
10502 #define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
10503 #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
10504 #define TIM_CR2_OIS1N_Pos (9U)
10505 #define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
10506 #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
10507 #define TIM_CR2_OIS2_Pos (10U)
10508 #define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
10509 #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
10510 #define TIM_CR2_OIS2N_Pos (11U)
10511 #define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
10512 #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
10513 #define TIM_CR2_OIS3_Pos (12U)
10514 #define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
10515 #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
10516 #define TIM_CR2_OIS3N_Pos (13U)
10517 #define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
10518 #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
10519 #define TIM_CR2_OIS4_Pos (14U)
10520 #define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
10521 #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
10522 #define TIM_CR2_OIS4N_Pos (15U)
10523 #define TIM_CR2_OIS4N_Msk (0x1UL << TIM_CR2_OIS4N_Pos) /*!< 0x00008000 */
10524 #define TIM_CR2_OIS4N TIM_CR2_OIS4N_Msk /*!<Output Idle state 4 (OC4N output) */
10525 #define TIM_CR2_OIS5_Pos (16U)
10526 #define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos) /*!< 0x00010000 */
10527 #define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk /*!<Output Idle state 5 (OC5 output) */
10528 #define TIM_CR2_OIS6_Pos (18U)
10529 #define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos) /*!< 0x00040000 */
10530 #define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk /*!<Output Idle state 6 (OC6 output) */
10531
10532 #define TIM_CR2_MMS2_Pos (20U)
10533 #define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos) /*!< 0x00F00000 */
10534 #define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
10535 #define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos) /*!< 0x00100000 */
10536 #define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos) /*!< 0x00200000 */
10537 #define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos) /*!< 0x00400000 */
10538 #define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos) /*!< 0x00800000 */
10539
10540 /******************* Bit definition for TIM_SMCR register *******************/
10541 #define TIM_SMCR_SMS_Pos (0U)
10542 #define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos) /*!< 0x00010007 */
10543 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
10544 #define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */
10545 #define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */
10546 #define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */
10547 #define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos) /*!< 0x00010000 */
10548
10549 #define TIM_SMCR_OCCS_Pos (3U)
10550 #define TIM_SMCR_OCCS_Msk (0x1UL << TIM_SMCR_OCCS_Pos) /*!< 0x00000008 */
10551 #define TIM_SMCR_OCCS TIM_SMCR_OCCS_Msk /*!< OCREF clear selection */
10552
10553 #define TIM_SMCR_TS_Pos (4U)
10554 #define TIM_SMCR_TS_Msk (0x30007UL << TIM_SMCR_TS_Pos) /*!< 0x00300070 */
10555 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
10556 #define TIM_SMCR_TS_0 (0x00001UL << TIM_SMCR_TS_Pos) /*!< 0x00000010 */
10557 #define TIM_SMCR_TS_1 (0x00002UL << TIM_SMCR_TS_Pos) /*!< 0x00000020 */
10558 #define TIM_SMCR_TS_2 (0x00004UL << TIM_SMCR_TS_Pos) /*!< 0x00000040 */
10559 #define TIM_SMCR_TS_3 (0x10000UL << TIM_SMCR_TS_Pos) /*!< 0x00100000 */
10560 #define TIM_SMCR_TS_4 (0x20000UL << TIM_SMCR_TS_Pos) /*!< 0x00200000 */
10561
10562 #define TIM_SMCR_MSM_Pos (7U)
10563 #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
10564 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
10565
10566 #define TIM_SMCR_ETF_Pos (8U)
10567 #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
10568 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
10569 #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */
10570 #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */
10571 #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */
10572 #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */
10573
10574 #define TIM_SMCR_ETPS_Pos (12U)
10575 #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
10576 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
10577 #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */
10578 #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */
10579
10580 #define TIM_SMCR_ECE_Pos (14U)
10581 #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
10582 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
10583 #define TIM_SMCR_ETP_Pos (15U)
10584 #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
10585 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
10586
10587 #define TIM_SMCR_SMSPE_Pos (24U)
10588 #define TIM_SMCR_SMSPE_Msk (0x1UL << TIM_SMCR_SMSPE_Pos) /*!< 0x02000000 */
10589 #define TIM_SMCR_SMSPE TIM_SMCR_SMSPE_Msk /*!<SMS preload enable */
10590
10591 #define TIM_SMCR_SMSPS_Pos (25U)
10592 #define TIM_SMCR_SMSPS_Msk (0x1UL << TIM_SMCR_SMSPS_Pos) /*!< 0x04000000 */
10593 #define TIM_SMCR_SMSPS TIM_SMCR_SMSPS_Msk /*!<SMS preload source */
10594
10595 /******************* Bit definition for TIM_DIER register *******************/
10596 #define TIM_DIER_UIE_Pos (0U)
10597 #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
10598 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
10599 #define TIM_DIER_CC1IE_Pos (1U)
10600 #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
10601 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
10602 #define TIM_DIER_CC2IE_Pos (2U)
10603 #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
10604 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
10605 #define TIM_DIER_CC3IE_Pos (3U)
10606 #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
10607 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
10608 #define TIM_DIER_CC4IE_Pos (4U)
10609 #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
10610 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
10611 #define TIM_DIER_COMIE_Pos (5U)
10612 #define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
10613 #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
10614 #define TIM_DIER_TIE_Pos (6U)
10615 #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
10616 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
10617 #define TIM_DIER_BIE_Pos (7U)
10618 #define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
10619 #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
10620 #define TIM_DIER_UDE_Pos (8U)
10621 #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
10622 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
10623 #define TIM_DIER_CC1DE_Pos (9U)
10624 #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
10625 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
10626 #define TIM_DIER_CC2DE_Pos (10U)
10627 #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
10628 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
10629 #define TIM_DIER_CC3DE_Pos (11U)
10630 #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
10631 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
10632 #define TIM_DIER_CC4DE_Pos (12U)
10633 #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
10634 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
10635 #define TIM_DIER_COMDE_Pos (13U)
10636 #define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
10637 #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
10638 #define TIM_DIER_TDE_Pos (14U)
10639 #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
10640 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
10641 #define TIM_DIER_IDXIE_Pos (20U)
10642 #define TIM_DIER_IDXIE_Msk (0x1UL << TIM_DIER_IDXIE_Pos) /*!< 0x00100000 */
10643 #define TIM_DIER_IDXIE TIM_DIER_IDXIE_Msk /*!<Encoder index interrupt enable */
10644 #define TIM_DIER_DIRIE_Pos (21U)
10645 #define TIM_DIER_DIRIE_Msk (0x1UL << TIM_DIER_DIRIE_Pos) /*!< 0x00200000 */
10646 #define TIM_DIER_DIRIE TIM_DIER_DIRIE_Msk /*!<Encoder direction change interrupt enable */
10647 #define TIM_DIER_IERRIE_Pos (22U)
10648 #define TIM_DIER_IERRIE_Msk (0x1UL << TIM_DIER_IERRIE_Pos) /*!< 0x00400000 */
10649 #define TIM_DIER_IERRIE TIM_DIER_IERRIE_Msk /*!<Encoder index error enable */
10650 #define TIM_DIER_TERRIE_Pos (23U)
10651 #define TIM_DIER_TERRIE_Msk (0x1UL << TIM_DIER_TERRIE_Pos) /*!< 0x00800000 */
10652 #define TIM_DIER_TERRIE TIM_DIER_TERRIE_Msk /*!<Encoder transition error enable */
10653
10654 /******************** Bit definition for TIM_SR register ********************/
10655 #define TIM_SR_UIF_Pos (0U)
10656 #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */
10657 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
10658 #define TIM_SR_CC1IF_Pos (1U)
10659 #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
10660 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
10661 #define TIM_SR_CC2IF_Pos (2U)
10662 #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
10663 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
10664 #define TIM_SR_CC3IF_Pos (3U)
10665 #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
10666 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
10667 #define TIM_SR_CC4IF_Pos (4U)
10668 #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
10669 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
10670 #define TIM_SR_COMIF_Pos (5U)
10671 #define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
10672 #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
10673 #define TIM_SR_TIF_Pos (6U)
10674 #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */
10675 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
10676 #define TIM_SR_BIF_Pos (7U)
10677 #define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) /*!< 0x00000080 */
10678 #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
10679 #define TIM_SR_B2IF_Pos (8U)
10680 #define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos) /*!< 0x00000100 */
10681 #define TIM_SR_B2IF TIM_SR_B2IF_Msk /*!<Break 2 interrupt Flag */
10682 #define TIM_SR_CC1OF_Pos (9U)
10683 #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
10684 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
10685 #define TIM_SR_CC2OF_Pos (10U)
10686 #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
10687 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
10688 #define TIM_SR_CC3OF_Pos (11U)
10689 #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
10690 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
10691 #define TIM_SR_CC4OF_Pos (12U)
10692 #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
10693 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
10694 #define TIM_SR_SBIF_Pos (13U)
10695 #define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos) /*!< 0x00002000 */
10696 #define TIM_SR_SBIF TIM_SR_SBIF_Msk /*!<System Break interrupt Flag */
10697 #define TIM_SR_CC5IF_Pos (16U)
10698 #define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos) /*!< 0x00010000 */
10699 #define TIM_SR_CC5IF TIM_SR_CC5IF_Msk /*!<Capture/Compare 5 interrupt Flag */
10700 #define TIM_SR_CC6IF_Pos (17U)
10701 #define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos) /*!< 0x00020000 */
10702 #define TIM_SR_CC6IF TIM_SR_CC6IF_Msk /*!<Capture/Compare 6 interrupt Flag */
10703 #define TIM_SR_IDXF_Pos (20U)
10704 #define TIM_SR_IDXF_Msk (0x1UL << TIM_SR_IDXF_Pos) /*!< 0x00100000 */
10705 #define TIM_SR_IDXF TIM_SR_IDXF_Msk /*!<Encoder index interrupt flag */
10706 #define TIM_SR_DIRF_Pos (21U)
10707 #define TIM_SR_DIRF_Msk (0x1UL << TIM_SR_DIRF_Pos) /*!< 0x00200000 */
10708 #define TIM_SR_DIRF TIM_SR_DIRF_Msk /*!<Encoder direction change interrupt flag */
10709 #define TIM_SR_IERRF_Pos (22U)
10710 #define TIM_SR_IERRF_Msk (0x1UL << TIM_SR_IERRF_Pos) /*!< 0x00400000 */
10711 #define TIM_SR_IERRF TIM_SR_IERRF_Msk /*!<Encoder index error flag */
10712 #define TIM_SR_TERRF_Pos (23U)
10713 #define TIM_SR_TERRF_Msk (0x1UL << TIM_SR_TERRF_Pos) /*!< 0x00800000 */
10714 #define TIM_SR_TERRF TIM_SR_TERRF_Msk /*!<Encoder transition error flag */
10715
10716 /******************* Bit definition for TIM_EGR register ********************/
10717 #define TIM_EGR_UG_Pos (0U)
10718 #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */
10719 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
10720 #define TIM_EGR_CC1G_Pos (1U)
10721 #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
10722 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
10723 #define TIM_EGR_CC2G_Pos (2U)
10724 #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
10725 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
10726 #define TIM_EGR_CC3G_Pos (3U)
10727 #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
10728 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
10729 #define TIM_EGR_CC4G_Pos (4U)
10730 #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
10731 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
10732 #define TIM_EGR_COMG_Pos (5U)
10733 #define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
10734 #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
10735 #define TIM_EGR_TG_Pos (6U)
10736 #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */
10737 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
10738 #define TIM_EGR_BG_Pos (7U)
10739 #define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) /*!< 0x00000080 */
10740 #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
10741 #define TIM_EGR_B2G_Pos (8U)
10742 #define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos) /*!< 0x00000100 */
10743 #define TIM_EGR_B2G TIM_EGR_B2G_Msk /*!<Break 2 Generation */
10744
10745
10746 /****************** Bit definition for TIM_CCMR1 register *******************/
10747 #define TIM_CCMR1_CC1S_Pos (0U)
10748 #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
10749 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
10750 #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */
10751 #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */
10752
10753 #define TIM_CCMR1_OC1FE_Pos (2U)
10754 #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
10755 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
10756 #define TIM_CCMR1_OC1PE_Pos (3U)
10757 #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
10758 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
10759
10760 #define TIM_CCMR1_OC1M_Pos (4U)
10761 #define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00010070 */
10762 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
10763 #define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */
10764 #define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */
10765 #define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */
10766 #define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00010000 */
10767
10768 #define TIM_CCMR1_OC1CE_Pos (7U)
10769 #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
10770 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1 Clear Enable */
10771
10772 #define TIM_CCMR1_CC2S_Pos (8U)
10773 #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
10774 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
10775 #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */
10776 #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */
10777
10778 #define TIM_CCMR1_OC2FE_Pos (10U)
10779 #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
10780 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
10781 #define TIM_CCMR1_OC2PE_Pos (11U)
10782 #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
10783 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
10784
10785 #define TIM_CCMR1_OC2M_Pos (12U)
10786 #define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos) /*!< 0x01007000 */
10787 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
10788 #define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */
10789 #define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */
10790 #define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */
10791 #define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos) /*!< 0x01000000 */
10792
10793 #define TIM_CCMR1_OC2CE_Pos (15U)
10794 #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
10795 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
10796
10797 /*----------------------------------------------------------------------------*/
10798 #define TIM_CCMR1_IC1PSC_Pos (2U)
10799 #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
10800 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
10801 #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */
10802 #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */
10803
10804 #define TIM_CCMR1_IC1F_Pos (4U)
10805 #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
10806 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
10807 #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */
10808 #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */
10809 #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */
10810 #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */
10811
10812 #define TIM_CCMR1_IC2PSC_Pos (10U)
10813 #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
10814 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
10815 #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */
10816 #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */
10817
10818 #define TIM_CCMR1_IC2F_Pos (12U)
10819 #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
10820 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
10821 #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */
10822 #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */
10823 #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */
10824 #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */
10825
10826 /****************** Bit definition for TIM_CCMR2 register *******************/
10827 #define TIM_CCMR2_CC3S_Pos (0U)
10828 #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
10829 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
10830 #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */
10831 #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */
10832
10833 #define TIM_CCMR2_OC3FE_Pos (2U)
10834 #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
10835 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
10836 #define TIM_CCMR2_OC3PE_Pos (3U)
10837 #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
10838 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
10839
10840 #define TIM_CCMR2_OC3M_Pos (4U)
10841 #define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00010070 */
10842 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
10843 #define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */
10844 #define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */
10845 #define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */
10846 #define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00010000 */
10847
10848 #define TIM_CCMR2_OC3CE_Pos (7U)
10849 #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
10850 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
10851
10852 #define TIM_CCMR2_CC4S_Pos (8U)
10853 #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
10854 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
10855 #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */
10856 #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */
10857
10858 #define TIM_CCMR2_OC4FE_Pos (10U)
10859 #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
10860 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
10861 #define TIM_CCMR2_OC4PE_Pos (11U)
10862 #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
10863 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
10864
10865 #define TIM_CCMR2_OC4M_Pos (12U)
10866 #define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos) /*!< 0x01007000 */
10867 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
10868 #define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */
10869 #define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */
10870 #define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */
10871 #define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos) /*!< 0x01000000 */
10872
10873 #define TIM_CCMR2_OC4CE_Pos (15U)
10874 #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
10875 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
10876
10877 /*----------------------------------------------------------------------------*/
10878 #define TIM_CCMR2_IC3PSC_Pos (2U)
10879 #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
10880 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
10881 #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */
10882 #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */
10883
10884 #define TIM_CCMR2_IC3F_Pos (4U)
10885 #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
10886 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
10887 #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */
10888 #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */
10889 #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */
10890 #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */
10891
10892 #define TIM_CCMR2_IC4PSC_Pos (10U)
10893 #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
10894 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
10895 #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */
10896 #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */
10897
10898 #define TIM_CCMR2_IC4F_Pos (12U)
10899 #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
10900 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
10901 #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */
10902 #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */
10903 #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */
10904 #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */
10905
10906 /****************** Bit definition for TIM_CCMR3 register *******************/
10907 #define TIM_CCMR3_OC5FE_Pos (2U)
10908 #define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos) /*!< 0x00000004 */
10909 #define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk /*!<Output Compare 5 Fast enable */
10910 #define TIM_CCMR3_OC5PE_Pos (3U)
10911 #define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos) /*!< 0x00000008 */
10912 #define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk /*!<Output Compare 5 Preload enable */
10913
10914 #define TIM_CCMR3_OC5M_Pos (4U)
10915 #define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos) /*!< 0x00010070 */
10916 #define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
10917 #define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos) /*!< 0x00000010 */
10918 #define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos) /*!< 0x00000020 */
10919 #define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos) /*!< 0x00000040 */
10920 #define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos) /*!< 0x00010000 */
10921
10922 #define TIM_CCMR3_OC5CE_Pos (7U)
10923 #define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos) /*!< 0x00000080 */
10924 #define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk /*!<Output Compare 5 Clear Enable */
10925
10926 #define TIM_CCMR3_OC6FE_Pos (10U)
10927 #define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos) /*!< 0x00000400 */
10928 #define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk /*!<Output Compare 6 Fast enable */
10929 #define TIM_CCMR3_OC6PE_Pos (11U)
10930 #define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos) /*!< 0x00000800 */
10931 #define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk /*!<Output Compare 6 Preload enable */
10932
10933 #define TIM_CCMR3_OC6M_Pos (12U)
10934 #define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos) /*!< 0x01007000 */
10935 #define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
10936 #define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos) /*!< 0x00001000 */
10937 #define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos) /*!< 0x00002000 */
10938 #define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos) /*!< 0x00004000 */
10939 #define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos) /*!< 0x01000000 */
10940
10941 #define TIM_CCMR3_OC6CE_Pos (15U)
10942 #define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos) /*!< 0x00008000 */
10943 #define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk /*!<Output Compare 6 Clear Enable */
10944
10945 /******************* Bit definition for TIM_CCER register *******************/
10946 #define TIM_CCER_CC1E_Pos (0U)
10947 #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
10948 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
10949 #define TIM_CCER_CC1P_Pos (1U)
10950 #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
10951 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
10952 #define TIM_CCER_CC1NE_Pos (2U)
10953 #define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
10954 #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
10955 #define TIM_CCER_CC1NP_Pos (3U)
10956 #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
10957 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
10958 #define TIM_CCER_CC2E_Pos (4U)
10959 #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
10960 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
10961 #define TIM_CCER_CC2P_Pos (5U)
10962 #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
10963 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
10964 #define TIM_CCER_CC2NE_Pos (6U)
10965 #define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
10966 #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
10967 #define TIM_CCER_CC2NP_Pos (7U)
10968 #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
10969 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
10970 #define TIM_CCER_CC3E_Pos (8U)
10971 #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
10972 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
10973 #define TIM_CCER_CC3P_Pos (9U)
10974 #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
10975 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
10976 #define TIM_CCER_CC3NE_Pos (10U)
10977 #define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
10978 #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
10979 #define TIM_CCER_CC3NP_Pos (11U)
10980 #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
10981 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
10982 #define TIM_CCER_CC4E_Pos (12U)
10983 #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
10984 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
10985 #define TIM_CCER_CC4P_Pos (13U)
10986 #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
10987 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
10988 #define TIM_CCER_CC4NE_Pos (14U)
10989 #define TIM_CCER_CC4NE_Msk (0x1UL << TIM_CCER_CC4NE_Pos) /*!< 0x00004000 */
10990 #define TIM_CCER_CC4NE TIM_CCER_CC4NE_Msk /*!<Capture/Compare 4 Complementary output enable */
10991 #define TIM_CCER_CC4NP_Pos (15U)
10992 #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
10993 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
10994 #define TIM_CCER_CC5E_Pos (16U)
10995 #define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos) /*!< 0x00010000 */
10996 #define TIM_CCER_CC5E TIM_CCER_CC5E_Msk /*!<Capture/Compare 5 output enable */
10997 #define TIM_CCER_CC5P_Pos (17U)
10998 #define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos) /*!< 0x00020000 */
10999 #define TIM_CCER_CC5P TIM_CCER_CC5P_Msk /*!<Capture/Compare 5 output Polarity */
11000 #define TIM_CCER_CC6E_Pos (20U)
11001 #define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos) /*!< 0x00100000 */
11002 #define TIM_CCER_CC6E TIM_CCER_CC6E_Msk /*!<Capture/Compare 6 output enable */
11003 #define TIM_CCER_CC6P_Pos (21U)
11004 #define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos) /*!< 0x00200000 */
11005 #define TIM_CCER_CC6P TIM_CCER_CC6P_Msk /*!<Capture/Compare 6 output Polarity */
11006
11007 /******************* Bit definition for TIM_CNT register ********************/
11008 #define TIM_CNT_CNT_Pos (0U)
11009 #define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
11010 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
11011 #define TIM_CNT_UIFCPY_Pos (31U)
11012 #define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos) /*!< 0x80000000 */
11013 #define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk /*!<Update interrupt flag copy (if UIFREMAP=1) */
11014
11015 /******************* Bit definition for TIM_PSC register ********************/
11016 #define TIM_PSC_PSC_Pos (0U)
11017 #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
11018 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
11019
11020 /******************* Bit definition for TIM_ARR register ********************/
11021 #define TIM_ARR_ARR_Pos (0U)
11022 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
11023 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<Actual auto-reload Value */
11024
11025 /******************* Bit definition for TIM_RCR register ********************/
11026 #define TIM_RCR_REP_Pos (0U)
11027 #define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos) /*!< 0x0000FFFF */
11028 #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
11029
11030 /******************* Bit definition for TIM_CCR1 register *******************/
11031 #define TIM_CCR1_CCR1_Pos (0U)
11032 #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
11033 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
11034
11035 /******************* Bit definition for TIM_CCR2 register *******************/
11036 #define TIM_CCR2_CCR2_Pos (0U)
11037 #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
11038 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
11039
11040 /******************* Bit definition for TIM_CCR3 register *******************/
11041 #define TIM_CCR3_CCR3_Pos (0U)
11042 #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
11043 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
11044
11045 /******************* Bit definition for TIM_CCR4 register *******************/
11046 #define TIM_CCR4_CCR4_Pos (0U)
11047 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
11048 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
11049
11050 /******************* Bit definition for TIM_CCR5 register *******************/
11051 #define TIM_CCR5_CCR5_Pos (0U)
11052 #define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos) /*!< 0xFFFFFFFF */
11053 #define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk /*!<Capture/Compare 5 Value */
11054 #define TIM_CCR5_GC5C1_Pos (29U)
11055 #define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos) /*!< 0x20000000 */
11056 #define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk /*!<Group Channel 5 and Channel 1 */
11057 #define TIM_CCR5_GC5C2_Pos (30U)
11058 #define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos) /*!< 0x40000000 */
11059 #define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk /*!<Group Channel 5 and Channel 2 */
11060 #define TIM_CCR5_GC5C3_Pos (31U)
11061 #define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos) /*!< 0x80000000 */
11062 #define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk /*!<Group Channel 5 and Channel 3 */
11063
11064 /******************* Bit definition for TIM_CCR6 register *******************/
11065 #define TIM_CCR6_CCR6_Pos (0U)
11066 #define TIM_CCR6_CCR6_Msk (0xFFFFUL << TIM_CCR6_CCR6_Pos) /*!< 0x0000FFFF */
11067 #define TIM_CCR6_CCR6 TIM_CCR6_CCR6_Msk /*!<Capture/Compare 6 Value */
11068
11069 /******************* Bit definition for TIM_BDTR register *******************/
11070 #define TIM_BDTR_DTG_Pos (0U)
11071 #define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
11072 #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
11073 #define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) /*!< 0x00000001 */
11074 #define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) /*!< 0x00000002 */
11075 #define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) /*!< 0x00000004 */
11076 #define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) /*!< 0x00000008 */
11077 #define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) /*!< 0x00000010 */
11078 #define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) /*!< 0x00000020 */
11079 #define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) /*!< 0x00000040 */
11080 #define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) /*!< 0x00000080 */
11081
11082 #define TIM_BDTR_LOCK_Pos (8U)
11083 #define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
11084 #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
11085 #define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000100 */
11086 #define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000200 */
11087
11088 #define TIM_BDTR_OSSI_Pos (10U)
11089 #define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
11090 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
11091 #define TIM_BDTR_OSSR_Pos (11U)
11092 #define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
11093 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
11094 #define TIM_BDTR_BKE_Pos (12U)
11095 #define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
11096 #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable for Break 1 */
11097 #define TIM_BDTR_BKP_Pos (13U)
11098 #define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
11099 #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity for Break 1 */
11100 #define TIM_BDTR_AOE_Pos (14U)
11101 #define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
11102 #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
11103 #define TIM_BDTR_MOE_Pos (15U)
11104 #define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
11105 #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
11106
11107 #define TIM_BDTR_BKF_Pos (16U)
11108 #define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos) /*!< 0x000F0000 */
11109 #define TIM_BDTR_BKF TIM_BDTR_BKF_Msk /*!<Break Filter for Break 1 */
11110 #define TIM_BDTR_BK2F_Pos (20U)
11111 #define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos) /*!< 0x00F00000 */
11112 #define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk /*!<Break Filter for Break 2 */
11113
11114 #define TIM_BDTR_BK2E_Pos (24U)
11115 #define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos) /*!< 0x01000000 */
11116 #define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk /*!<Break enable for Break 2 */
11117 #define TIM_BDTR_BK2P_Pos (25U)
11118 #define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos) /*!< 0x02000000 */
11119 #define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk /*!<Break Polarity for Break 2 */
11120
11121 #define TIM_BDTR_BKDSRM_Pos (26U)
11122 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
11123 #define TIM_BDTR_BKDSRM TIM_BDTR_BKDSRM_Msk /*!<Break disarming/re-arming */
11124 #define TIM_BDTR_BK2DSRM_Pos (27U)
11125 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
11126 #define TIM_BDTR_BK2DSRM TIM_BDTR_BK2DSRM_Msk /*!<Break2 disarming/re-arming */
11127
11128 #define TIM_BDTR_BKBID_Pos (28U)
11129 #define TIM_BDTR_BKBID_Msk (0x1UL << TIM_BDTR_BKBID_Pos) /*!< 0x10000000 */
11130 #define TIM_BDTR_BKBID TIM_BDTR_BKBID_Msk /*!<Break BIDirectional */
11131 #define TIM_BDTR_BK2BID_Pos (29U)
11132 #define TIM_BDTR_BK2BID_Msk (0x1UL << TIM_BDTR_BK2BID_Pos) /*!< 0x20000000 */
11133 #define TIM_BDTR_BK2BID TIM_BDTR_BK2BID_Msk /*!<Break2 BIDirectional */
11134
11135 /******************* Bit definition for TIM_DCR register ********************/
11136 #define TIM_DCR_DBA_Pos (0U)
11137 #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
11138 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
11139 #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x00000001 */
11140 #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x00000002 */
11141 #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x00000004 */
11142 #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x00000008 */
11143 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */
11144
11145 #define TIM_DCR_DBL_Pos (8U)
11146 #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
11147 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
11148 #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x00000100 */
11149 #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x00000200 */
11150 #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x00000400 */
11151 #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x00000800 */
11152 #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x00001000 */
11153
11154 /******************* Bit definition for TIM1_AF1 register *******************/
11155 #define TIM1_AF1_BKINE_Pos (0U)
11156 #define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos) /*!< 0x00000001 */
11157 #define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk /*!<BRK BKIN input enable */
11158 #define TIM1_AF1_BKCMP1E_Pos (1U)
11159 #define TIM1_AF1_BKCMP1E_Msk (0x1UL << TIM1_AF1_BKCMP1E_Pos) /*!< 0x00000002 */
11160 #define TIM1_AF1_BKCMP1E TIM1_AF1_BKCMP1E_Msk /*!<BRK COMP1 enable */
11161 #define TIM1_AF1_BKCMP2E_Pos (2U)
11162 #define TIM1_AF1_BKCMP2E_Msk (0x1UL << TIM1_AF1_BKCMP2E_Pos) /*!< 0x00000004 */
11163 #define TIM1_AF1_BKCMP2E TIM1_AF1_BKCMP2E_Msk /*!<BRK COMP2 enable */
11164 #define TIM1_AF1_BKCMP3E_Pos (3U)
11165 #define TIM1_AF1_BKCMP3E_Msk (0x1UL << TIM1_AF1_BKCMP3E_Pos) /*!< 0x00000008 */
11166 #define TIM1_AF1_BKCMP3E TIM1_AF1_BKCMP3E_Msk /*!<BRK COMP3 enable */
11167 #define TIM1_AF1_BKCMP4E_Pos (4U)
11168 #define TIM1_AF1_BKCMP4E_Msk (0x1UL << TIM1_AF1_BKCMP4E_Pos) /*!< 0x00000010 */
11169 #define TIM1_AF1_BKCMP4E TIM1_AF1_BKCMP4E_Msk /*!<BRK COMP4 enable */
11170 #define TIM1_AF1_BKINP_Pos (9U)
11171 #define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos) /*!< 0x00000200 */
11172 #define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk /*!<BRK BKIN input polarity */
11173 #define TIM1_AF1_BKCMP1P_Pos (10U)
11174 #define TIM1_AF1_BKCMP1P_Msk (0x1UL << TIM1_AF1_BKCMP1P_Pos) /*!< 0x00000400 */
11175 #define TIM1_AF1_BKCMP1P TIM1_AF1_BKCMP1P_Msk /*!<BRK COMP1 input polarity */
11176 #define TIM1_AF1_BKCMP2P_Pos (11U)
11177 #define TIM1_AF1_BKCMP2P_Msk (0x1UL << TIM1_AF1_BKCMP2P_Pos) /*!< 0x00000800 */
11178 #define TIM1_AF1_BKCMP2P TIM1_AF1_BKCMP2P_Msk /*!<BRK COMP2 input polarity */
11179 #define TIM1_AF1_BKCMP3P_Pos (12U)
11180 #define TIM1_AF1_BKCMP3P_Msk (0x1UL << TIM1_AF1_BKCMP3P_Pos) /*!< 0x00001000 */
11181 #define TIM1_AF1_BKCMP3P TIM1_AF1_BKCMP3P_Msk /*!<BRK COMP3 input polarity */
11182 #define TIM1_AF1_BKCMP4P_Pos (13U)
11183 #define TIM1_AF1_BKCMP4P_Msk (0x1UL << TIM1_AF1_BKCMP4P_Pos) /*!< 0x00002000 */
11184 #define TIM1_AF1_BKCMP4P TIM1_AF1_BKCMP4P_Msk /*!<BRK COMP4 input polarity */
11185 #define TIM1_AF1_ETRSEL_Pos (14U)
11186 #define TIM1_AF1_ETRSEL_Msk (0xFUL << TIM1_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
11187 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
11188 #define TIM1_AF1_ETRSEL_0 (0x1UL << TIM1_AF1_ETRSEL_Pos) /*!< 0x00004000 */
11189 #define TIM1_AF1_ETRSEL_1 (0x2UL << TIM1_AF1_ETRSEL_Pos) /*!< 0x00008000 */
11190 #define TIM1_AF1_ETRSEL_2 (0x4UL << TIM1_AF1_ETRSEL_Pos) /*!< 0x00010000 */
11191 #define TIM1_AF1_ETRSEL_3 (0x8UL << TIM1_AF1_ETRSEL_Pos) /*!< 0x00020000 */
11192
11193 /******************* Bit definition for TIM1_AF2 register *********************/
11194 #define TIM1_AF2_BK2INE_Pos (0U)
11195 #define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos) /*!< 0x00000001 */
11196 #define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk /*!<BRK2 BKIN input enable */
11197 #define TIM1_AF2_BK2CMP1E_Pos (1U)
11198 #define TIM1_AF2_BK2CMP1E_Msk (0x1UL << TIM1_AF2_BK2CMP1E_Pos) /*!< 0x00000002 */
11199 #define TIM1_AF2_BK2CMP1E TIM1_AF2_BK2CMP1E_Msk /*!<BRK2 COMP1 enable */
11200 #define TIM1_AF2_BK2CMP2E_Pos (2U)
11201 #define TIM1_AF2_BK2CMP2E_Msk (0x1UL << TIM1_AF2_BK2CMP2E_Pos) /*!< 0x00000004 */
11202 #define TIM1_AF2_BK2CMP2E TIM1_AF2_BK2CMP2E_Msk /*!<BRK2 COMP2 enable */
11203 #define TIM1_AF2_BK2CMP3E_Pos (3U)
11204 #define TIM1_AF2_BK2CMP3E_Msk (0x1UL << TIM1_AF2_BK2CMP3E_Pos) /*!< 0x00000008 */
11205 #define TIM1_AF2_BK2CMP3E TIM1_AF2_BK2CMP3E_Msk /*!<BRK2 COMP3 enable */
11206 #define TIM1_AF2_BK2CMP4E_Pos (4U)
11207 #define TIM1_AF2_BK2CMP4E_Msk (0x1UL << TIM1_AF2_BK2CMP4E_Pos) /*!< 0x00000010 */
11208 #define TIM1_AF2_BK2CMP4E TIM1_AF2_BK2CMP4E_Msk /*!<BRK2 COMP4 enable */
11209 #define TIM1_AF2_BK2INP_Pos (9U)
11210 #define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos) /*!< 0x00000200 */
11211 #define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk /*!<BRK2 BKIN input polarity */
11212 #define TIM1_AF2_BK2CMP1P_Pos (10U)
11213 #define TIM1_AF2_BK2CMP1P_Msk (0x1UL << TIM1_AF2_BK2CMP1P_Pos) /*!< 0x00000400 */
11214 #define TIM1_AF2_BK2CMP1P TIM1_AF2_BK2CMP1P_Msk /*!<BRK2 COMP1 input polarity */
11215 #define TIM1_AF2_BK2CMP2P_Pos (11U)
11216 #define TIM1_AF2_BK2CMP2P_Msk (0x1UL << TIM1_AF2_BK2CMP2P_Pos) /*!< 0x00000800 */
11217 #define TIM1_AF2_BK2CMP2P TIM1_AF2_BK2CMP2P_Msk /*!<BRK2 COMP2 input polarity */
11218 #define TIM1_AF2_BK2CMP3P_Pos (12U)
11219 #define TIM1_AF2_BK2CMP3P_Msk (0x1UL << TIM1_AF2_BK2CMP3P_Pos) /*!< 0x00000400 */
11220 #define TIM1_AF2_BK2CMP3P TIM1_AF2_BK2CMP3P_Msk /*!<BRK2 COMP3 input polarity */
11221 #define TIM1_AF2_BK2CMP4P_Pos (13U)
11222 #define TIM1_AF2_BK2CMP4P_Msk (0x1UL << TIM1_AF2_BK2CMP4P_Pos) /*!< 0x00000800 */
11223 #define TIM1_AF2_BK2CMP4P TIM1_AF2_BK2CMP4P_Msk /*!<BRK2 COMP4 input polarity */
11224 #define TIM1_AF2_OCRSEL_Pos (16U)
11225 #define TIM1_AF2_OCRSEL_Msk (0x7UL << TIM1_AF2_OCRSEL_Pos) /*!< 0x00070000 */
11226 #define TIM1_AF2_OCRSEL TIM1_AF2_OCRSEL_Msk /*!<BRK2 COMP2 input polarity */
11227 #define TIM1_AF2_OCRSEL_0 (0x1UL << TIM1_AF2_OCRSEL_Pos) /*!< 0x00010000 */
11228 #define TIM1_AF2_OCRSEL_1 (0x2UL << TIM1_AF2_OCRSEL_Pos) /*!< 0x00020000 */
11229 #define TIM1_AF2_OCRSEL_2 (0x4UL << TIM1_AF2_OCRSEL_Pos) /*!< 0x00040000 */
11230
11231 /******************* Bit definition for TIM_OR register *********************/
11232 #define TIM_OR_HSE32EN_Pos (0U)
11233 #define TIM_OR_HSE32EN_Msk (0x1UL << TIM_OR_HSE32EN_Pos) /*!< 0x00000001 */
11234 #define TIM_OR_HSE32EN TIM_OR_HSE32EN_Msk /*!< HSE/32 clock enable */
11235
11236 /******************* Bit definition for TIM_TISEL register *********************/
11237 #define TIM_TISEL_TI1SEL_Pos (0U)
11238 #define TIM_TISEL_TI1SEL_Msk (0xFUL << TIM_TISEL_TI1SEL_Pos) /*!< 0x0000000F */
11239 #define TIM_TISEL_TI1SEL TIM_TISEL_TI1SEL_Msk /*!<TI1SEL[3:0] bits (TIM1 TI1 SEL)*/
11240 #define TIM_TISEL_TI1SEL_0 (0x1UL << TIM_TISEL_TI1SEL_Pos) /*!< 0x00000001 */
11241 #define TIM_TISEL_TI1SEL_1 (0x2UL << TIM_TISEL_TI1SEL_Pos) /*!< 0x00000002 */
11242 #define TIM_TISEL_TI1SEL_2 (0x4UL << TIM_TISEL_TI1SEL_Pos) /*!< 0x00000004 */
11243 #define TIM_TISEL_TI1SEL_3 (0x8UL << TIM_TISEL_TI1SEL_Pos) /*!< 0x00000008 */
11244
11245 #define TIM_TISEL_TI2SEL_Pos (8U)
11246 #define TIM_TISEL_TI2SEL_Msk (0xFUL << TIM_TISEL_TI2SEL_Pos) /*!< 0x00000F00 */
11247 #define TIM_TISEL_TI2SEL TIM_TISEL_TI2SEL_Msk /*!<TI2SEL[3:0] bits (TIM1 TI2 SEL)*/
11248 #define TIM_TISEL_TI2SEL_0 (0x1UL << TIM_TISEL_TI2SEL_Pos) /*!< 0x00000100 */
11249 #define TIM_TISEL_TI2SEL_1 (0x2UL << TIM_TISEL_TI2SEL_Pos) /*!< 0x00000200 */
11250 #define TIM_TISEL_TI2SEL_2 (0x4UL << TIM_TISEL_TI2SEL_Pos) /*!< 0x00000400 */
11251 #define TIM_TISEL_TI2SEL_3 (0x8UL << TIM_TISEL_TI2SEL_Pos) /*!< 0x00000800 */
11252
11253 #define TIM_TISEL_TI3SEL_Pos (16U)
11254 #define TIM_TISEL_TI3SEL_Msk (0xFUL << TIM_TISEL_TI3SEL_Pos) /*!< 0x000F0000 */
11255 #define TIM_TISEL_TI3SEL TIM_TISEL_TI3SEL_Msk /*!<TI3SEL[3:0] bits (TIM1 TI3 SEL)*/
11256 #define TIM_TISEL_TI3SEL_0 (0x1UL << TIM_TISEL_TI3SEL_Pos) /*!< 0x00010000 */
11257 #define TIM_TISEL_TI3SEL_1 (0x2UL << TIM_TISEL_TI3SEL_Pos) /*!< 0x00020000 */
11258 #define TIM_TISEL_TI3SEL_2 (0x4UL << TIM_TISEL_TI3SEL_Pos) /*!< 0x00040000 */
11259 #define TIM_TISEL_TI3SEL_3 (0x8UL << TIM_TISEL_TI3SEL_Pos) /*!< 0x00080000 */
11260
11261 #define TIM_TISEL_TI4SEL_Pos (24U)
11262 #define TIM_TISEL_TI4SEL_Msk (0xFUL << TIM_TISEL_TI4SEL_Pos) /*!< 0x0F000000 */
11263 #define TIM_TISEL_TI4SEL TIM_TISEL_TI4SEL_Msk /*!<TI4SEL[3:0] bits (TIM1 TI4 SEL)*/
11264 #define TIM_TISEL_TI4SEL_0 (0x1UL << TIM_TISEL_TI4SEL_Pos) /*!< 0x01000000 */
11265 #define TIM_TISEL_TI4SEL_1 (0x2UL << TIM_TISEL_TI4SEL_Pos) /*!< 0x02000000 */
11266 #define TIM_TISEL_TI4SEL_2 (0x4UL << TIM_TISEL_TI4SEL_Pos) /*!< 0x04000000 */
11267 #define TIM_TISEL_TI4SEL_3 (0x8UL << TIM_TISEL_TI4SEL_Pos) /*!< 0x08000000 */
11268
11269 /******************* Bit definition for TIM_DTR2 register *********************/
11270 #define TIM_DTR2_DTGF_Pos (0U)
11271 #define TIM_DTR2_DTGF_Msk (0xFFUL << TIM_DTR2_DTGF_Pos) /*!< 0x0000000F */
11272 #define TIM_DTR2_DTGF TIM_DTR2_DTGF_Msk /*!<DTGF[7:0] bits (Deadtime falling edge generator setup)*/
11273 #define TIM_DTR2_DTGF_0 (0x01UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000001 */
11274 #define TIM_DTR2_DTGF_1 (0x02UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000002 */
11275 #define TIM_DTR2_DTGF_2 (0x04UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000004 */
11276 #define TIM_DTR2_DTGF_3 (0x08UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000008 */
11277 #define TIM_DTR2_DTGF_4 (0x10UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000010 */
11278 #define TIM_DTR2_DTGF_5 (0x20UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000020 */
11279 #define TIM_DTR2_DTGF_6 (0x40UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000040 */
11280 #define TIM_DTR2_DTGF_7 (0x80UL << TIM_DTR2_DTGF_Pos) /*!< 0x00000080 */
11281
11282 #define TIM_DTR2_DTAE_Pos (16U)
11283 #define TIM_DTR2_DTAE_Msk (0x1UL << TIM_DTR2_DTAE_Pos) /*!< 0x00004000 */
11284 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric enable */
11285 #define TIM_DTR2_DTPE_Pos (17U)
11286 #define TIM_DTR2_DTPE_Msk (0x1UL << TIM_DTR2_DTPE_Pos) /*!< 0x00008000 */
11287 #define TIM_DTR2_DTPE TIM_DTR2_DTPE_Msk /*!<Deadtime prelaod enable */
11288
11289 /******************* Bit definition for TIM_ECR register *********************/
11290 #define TIM_ECR_IE_Pos (0U)
11291 #define TIM_ECR_IE_Msk (0x1UL << TIM_ECR_IE_Pos) /*!< 0x00000001 */
11292 #define TIM_ECR_IE TIM_ECR_IE_Msk /*!<Index enable */
11293
11294 #define TIM_ECR_IDIR_Pos (1U)
11295 #define TIM_ECR_IDIR_Msk (0x3UL << TIM_ECR_IDIR_Pos) /*!< 0x00000006 */
11296 #define TIM_ECR_IDIR TIM_ECR_IDIR_Msk /*!<IDIR[1:0] bits (Index direction)*/
11297 #define TIM_ECR_IDIR_0 (0x01UL << TIM_ECR_IDIR_Pos) /*!< 0x00000001 */
11298 #define TIM_ECR_IDIR_1 (0x02UL << TIM_ECR_IDIR_Pos) /*!< 0x00000002 */
11299
11300 #define TIM_ECR_FIDX_Pos (5U)
11301 #define TIM_ECR_FIDX_Msk (0x1UL << TIM_ECR_FIDX_Pos) /*!< 0x00000020 */
11302 #define TIM_ECR_FIDX TIM_ECR_FIDX_Msk /*!<First index enable */
11303
11304 #define TIM_ECR_IPOS_Pos (6U)
11305 #define TIM_ECR_IPOS_Msk (0x3UL << TIM_ECR_IPOS_Pos) /*!< 0x0000000C0 */
11306 #define TIM_ECR_IPOS TIM_ECR_IPOS_Msk /*!<IPOS[1:0] bits (Index positioning)*/
11307 #define TIM_ECR_IPOS_0 (0x01UL << TIM_ECR_IPOS_Pos) /*!< 0x00000001 */
11308 #define TIM_ECR_IPOS_1 (0x02UL << TIM_ECR_IPOS_Pos) /*!< 0x00000002 */
11309
11310 #define TIM_ECR_PW_Pos (16U)
11311 #define TIM_ECR_PW_Msk (0xFFUL << TIM_ECR_PW_Pos) /*!< 0x00FF0000 */
11312 #define TIM_ECR_PW TIM_ECR_PW_Msk /*!<PW[7:0] bits (Pulse width)*/
11313 #define TIM_ECR_PW_0 (0x01UL << TIM_ECR_PW_Pos) /*!< 0x00010000 */
11314 #define TIM_ECR_PW_1 (0x02UL << TIM_ECR_PW_Pos) /*!< 0x00020000 */
11315 #define TIM_ECR_PW_2 (0x04UL << TIM_ECR_PW_Pos) /*!< 0x00040000 */
11316 #define TIM_ECR_PW_3 (0x08UL << TIM_ECR_PW_Pos) /*!< 0x00080000 */
11317 #define TIM_ECR_PW_4 (0x10UL << TIM_ECR_PW_Pos) /*!< 0x00100000 */
11318 #define TIM_ECR_PW_5 (0x20UL << TIM_ECR_PW_Pos) /*!< 0x00200000 */
11319 #define TIM_ECR_PW_6 (0x40UL << TIM_ECR_PW_Pos) /*!< 0x00400000 */
11320 #define TIM_ECR_PW_7 (0x80UL << TIM_ECR_PW_Pos) /*!< 0x00800000 */
11321
11322 #define TIM_ECR_PWPRSC_Pos (24U)
11323 #define TIM_ECR_PWPRSC_Msk (0x7UL << TIM_ECR_PWPRSC_Pos) /*!< 0x07000000 */
11324 #define TIM_ECR_PWPRSC TIM_ECR_PWPRSC_Msk /*!<PWPRSC[2:0] bits (Pulse width prescaler)*/
11325 #define TIM_ECR_PWPRSC_0 (0x01UL << TIM_ECR_PWPRSC_Pos) /*!< 0x01000000 */
11326 #define TIM_ECR_PWPRSC_1 (0x02UL << TIM_ECR_PWPRSC_Pos) /*!< 0x02000000 */
11327 #define TIM_ECR_PWPRSC_2 (0x04UL << TIM_ECR_PWPRSC_Pos) /*!< 0x04000000 */
11328
11329 /******************* Bit definition for TIM_DMAR register *******************/
11330 #define TIM_DMAR_DMAB_Pos (0U)
11331 #define TIM_DMAR_DMAB_Msk (0xFFFFFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0xFFFFFFFF */
11332 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
11333
11334 /******************************************************************************/
11335 /* */
11336 /* Low Power Timer (LPTIM) */
11337 /* */
11338 /******************************************************************************/
11339 /****************** Bit definition for LPTIM_ISR register *******************/
11340 #define LPTIM_ISR_CMPM_Pos (0U)
11341 #define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */
11342 #define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */
11343 #define LPTIM_ISR_ARRM_Pos (1U)
11344 #define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */
11345 #define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */
11346 #define LPTIM_ISR_EXTTRIG_Pos (2U)
11347 #define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */
11348 #define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */
11349 #define LPTIM_ISR_CMPOK_Pos (3U)
11350 #define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */
11351 #define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */
11352 #define LPTIM_ISR_ARROK_Pos (4U)
11353 #define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */
11354 #define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */
11355 #define LPTIM_ISR_UP_Pos (5U)
11356 #define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */
11357 #define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */
11358 #define LPTIM_ISR_DOWN_Pos (6U)
11359 #define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */
11360 #define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */
11361
11362 /****************** Bit definition for LPTIM_ICR register *******************/
11363 #define LPTIM_ICR_CMPMCF_Pos (0U)
11364 #define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */
11365 #define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */
11366 #define LPTIM_ICR_ARRMCF_Pos (1U)
11367 #define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */
11368 #define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */
11369 #define LPTIM_ICR_EXTTRIGCF_Pos (2U)
11370 #define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */
11371 #define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */
11372 #define LPTIM_ICR_CMPOKCF_Pos (3U)
11373 #define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */
11374 #define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */
11375 #define LPTIM_ICR_ARROKCF_Pos (4U)
11376 #define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */
11377 #define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */
11378 #define LPTIM_ICR_UPCF_Pos (5U)
11379 #define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */
11380 #define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */
11381 #define LPTIM_ICR_DOWNCF_Pos (6U)
11382 #define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */
11383 #define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */
11384
11385 /****************** Bit definition for LPTIM_IER register ********************/
11386 #define LPTIM_IER_CMPMIE_Pos (0U)
11387 #define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */
11388 #define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */
11389 #define LPTIM_IER_ARRMIE_Pos (1U)
11390 #define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */
11391 #define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */
11392 #define LPTIM_IER_EXTTRIGIE_Pos (2U)
11393 #define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */
11394 #define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */
11395 #define LPTIM_IER_CMPOKIE_Pos (3U)
11396 #define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */
11397 #define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */
11398 #define LPTIM_IER_ARROKIE_Pos (4U)
11399 #define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */
11400 #define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */
11401 #define LPTIM_IER_UPIE_Pos (5U)
11402 #define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */
11403 #define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */
11404 #define LPTIM_IER_DOWNIE_Pos (6U)
11405 #define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */
11406 #define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */
11407
11408 /****************** Bit definition for LPTIM_CFGR register *******************/
11409 #define LPTIM_CFGR_CKSEL_Pos (0U)
11410 #define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */
11411 #define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */
11412
11413 #define LPTIM_CFGR_CKPOL_Pos (1U)
11414 #define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */
11415 #define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */
11416 #define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */
11417 #define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */
11418
11419 #define LPTIM_CFGR_CKFLT_Pos (3U)
11420 #define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */
11421 #define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
11422 #define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */
11423 #define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */
11424
11425 #define LPTIM_CFGR_TRGFLT_Pos (6U)
11426 #define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */
11427 #define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
11428 #define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */
11429 #define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */
11430
11431 #define LPTIM_CFGR_PRESC_Pos (9U)
11432 #define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */
11433 #define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */
11434 #define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */
11435 #define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */
11436 #define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */
11437
11438 #define LPTIM_CFGR_TRIGSEL_Pos (13U)
11439 #define LPTIM_CFGR_TRIGSEL_Msk (0x10007UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0200E000 */
11440 #define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */
11441 #define LPTIM_CFGR_TRIGSEL_0 (0x00001UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */
11442 #define LPTIM_CFGR_TRIGSEL_1 (0x00002UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */
11443 #define LPTIM_CFGR_TRIGSEL_2 (0x00004UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */
11444 #define LPTIM_CFGR_TRIGSEL_3 (0x10000UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x02000000 */
11445
11446 #define LPTIM_CFGR_TRIGEN_Pos (17U)
11447 #define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */
11448 #define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
11449 #define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */
11450 #define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */
11451
11452 #define LPTIM_CFGR_TIMOUT_Pos (19U)
11453 #define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */
11454 #define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */
11455 #define LPTIM_CFGR_WAVE_Pos (20U)
11456 #define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */
11457 #define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */
11458 #define LPTIM_CFGR_WAVPOL_Pos (21U)
11459 #define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */
11460 #define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */
11461 #define LPTIM_CFGR_PRELOAD_Pos (22U)
11462 #define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */
11463 #define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */
11464 #define LPTIM_CFGR_COUNTMODE_Pos (23U)
11465 #define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */
11466 #define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */
11467 #define LPTIM_CFGR_ENC_Pos (24U)
11468 #define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */
11469 #define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */
11470
11471 /****************** Bit definition for LPTIM_CR register ********************/
11472 #define LPTIM_CR_ENABLE_Pos (0U)
11473 #define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */
11474 #define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */
11475 #define LPTIM_CR_SNGSTRT_Pos (1U)
11476 #define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */
11477 #define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */
11478 #define LPTIM_CR_CNTSTRT_Pos (2U)
11479 #define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */
11480 #define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */
11481 #define LPTIM_CR_COUNTRST_Pos (3U)
11482 #define LPTIM_CR_COUNTRST_Msk (0x1UL << LPTIM_CR_COUNTRST_Pos) /*!< 0x00000008 */
11483 #define LPTIM_CR_COUNTRST LPTIM_CR_COUNTRST_Msk /*!< Counter reset */
11484 #define LPTIM_CR_RSTARE_Pos (4U)
11485 #define LPTIM_CR_RSTARE_Msk (0x1UL << LPTIM_CR_RSTARE_Pos) /*!< 0x00000010 */
11486 #define LPTIM_CR_RSTARE LPTIM_CR_RSTARE_Msk /*!< Reset after read enable */
11487
11488 /****************** Bit definition for LPTIM_CMP register *******************/
11489 #define LPTIM_CMP_CMP_Pos (0U)
11490 #define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */
11491 #define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */
11492
11493 /****************** Bit definition for LPTIM_ARR register *******************/
11494 #define LPTIM_ARR_ARR_Pos (0U)
11495 #define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
11496 #define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */
11497
11498 /****************** Bit definition for LPTIM_CNT register *******************/
11499 #define LPTIM_CNT_CNT_Pos (0U)
11500 #define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */
11501 #define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */
11502
11503 /****************** Bit definition for LPTIM_OR register *******************/
11504 #define LPTIM_OR_IN1_Pos (0U)
11505 #define LPTIM_OR_IN1_Msk (0xDUL << LPTIM_OR_IN1_Pos) /*!< 0x0000000D */
11506 #define LPTIM_OR_IN1 LPTIM_OR_IN1_Msk /*!< IN1[2:0] bits (Remap selection) */
11507 #define LPTIM_OR_IN1_0 (0x1UL << LPTIM_OR_IN1_Pos) /*!< 0x00000001 */
11508 #define LPTIM_OR_IN1_1 (0x4UL << LPTIM_OR_IN1_Pos) /*!< 0x00000004 */
11509 #define LPTIM_OR_IN1_2 (0x8UL << LPTIM_OR_IN1_Pos) /*!< 0x00000008 */
11510
11511 #define LPTIM_OR_IN2_Pos (1U)
11512 #define LPTIM_OR_IN2_Msk (0x19UL << LPTIM_OR_IN2_Pos) /*!< 0x00000032 */
11513 #define LPTIM_OR_IN2 LPTIM_OR_IN2_Msk /*!< IN2[2:0] bits (Remap selection) */
11514 #define LPTIM_OR_IN2_0 (0x1UL << LPTIM_OR_IN2_Pos) /*!< 0x00000002 */
11515 #define LPTIM_OR_IN2_1 (0x8UL << LPTIM_OR_IN2_Pos) /*!< 0x00000010 */
11516 #define LPTIM_OR_IN2_2 (0x10UL << LPTIM_OR_IN2_Pos) /*!< 0x00000020 */
11517 /******************************************************************************/
11518 /* */
11519 /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
11520 /* */
11521 /******************************************************************************/
11522 /****************** Bit definition for USART_CR1 register *******************/
11523 #define USART_CR1_UE_Pos (0U)
11524 #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00000001 */
11525 #define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */
11526 #define USART_CR1_UESM_Pos (1U)
11527 #define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) /*!< 0x00000002 */
11528 #define USART_CR1_UESM USART_CR1_UESM_Msk /*!< USART Enable in STOP Mode */
11529 #define USART_CR1_RE_Pos (2U)
11530 #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */
11531 #define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */
11532 #define USART_CR1_TE_Pos (3U)
11533 #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */
11534 #define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */
11535 #define USART_CR1_IDLEIE_Pos (4U)
11536 #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
11537 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */
11538 #define USART_CR1_RXNEIE_Pos (5U)
11539 #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
11540 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */
11541 #define USART_CR1_RXNEIE_RXFNEIE_Pos USART_CR1_RXNEIE_Pos
11542 #define USART_CR1_RXNEIE_RXFNEIE_Msk USART_CR1_RXNEIE_Msk /*!< 0x00000020 */
11543 #define USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_Msk /*!< RXNE and RX FIFO Not Empty Interrupt Enable */
11544 #define USART_CR1_TCIE_Pos (6U)
11545 #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
11546 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */
11547 #define USART_CR1_TXEIE_Pos (7U)
11548 #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
11549 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< TXE Interrupt Enable */
11550 #define USART_CR1_TXEIE_TXFNFIE_Pos USART_CR1_TXEIE_Pos
11551 #define USART_CR1_TXEIE_TXFNFIE_Msk USART_CR1_TXEIE_Msk /*!< 0x00000080 */
11552 #define USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_Msk /*!< TXE and TX FIFO Not Full Interrupt Enable */
11553 #define USART_CR1_PEIE_Pos (8U)
11554 #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
11555 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */
11556 #define USART_CR1_PS_Pos (9U)
11557 #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */
11558 #define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */
11559 #define USART_CR1_PCE_Pos (10U)
11560 #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */
11561 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */
11562 #define USART_CR1_WAKE_Pos (11U)
11563 #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
11564 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Receiver Wakeup method */
11565 #define USART_CR1_M_Pos (12U)
11566 #define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) /*!< 0x10001000 */
11567 #define USART_CR1_M USART_CR1_M_Msk /*!< Word length */
11568 #define USART_CR1_M0_Pos (12U)
11569 #define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) /*!< 0x00001000 */
11570 #define USART_CR1_M0 USART_CR1_M0_Msk /*!< Word length - Bit 0 */
11571 #define USART_CR1_MME_Pos (13U)
11572 #define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) /*!< 0x00002000 */
11573 #define USART_CR1_MME USART_CR1_MME_Msk /*!< Mute Mode Enable */
11574 #define USART_CR1_CMIE_Pos (14U)
11575 #define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) /*!< 0x00004000 */
11576 #define USART_CR1_CMIE USART_CR1_CMIE_Msk /*!< Character match interrupt enable */
11577 #define USART_CR1_OVER8_Pos (15U)
11578 #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */
11579 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!< Oversampling by 8-bit or 16-bit mode */
11580 #define USART_CR1_DEDT_Pos (16U)
11581 #define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) /*!< 0x001F0000 */
11582 #define USART_CR1_DEDT USART_CR1_DEDT_Msk /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
11583 #define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) /*!< 0x00010000 */
11584 #define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) /*!< 0x00020000 */
11585 #define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) /*!< 0x00040000 */
11586 #define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) /*!< 0x00080000 */
11587 #define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) /*!< 0x00100000 */
11588 #define USART_CR1_DEAT_Pos (21U)
11589 #define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) /*!< 0x03E00000 */
11590 #define USART_CR1_DEAT USART_CR1_DEAT_Msk /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
11591 #define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) /*!< 0x00200000 */
11592 #define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) /*!< 0x00400000 */
11593 #define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) /*!< 0x00800000 */
11594 #define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) /*!< 0x01000000 */
11595 #define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) /*!< 0x02000000 */
11596 #define USART_CR1_RTOIE_Pos (26U)
11597 #define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) /*!< 0x04000000 */
11598 #define USART_CR1_RTOIE USART_CR1_RTOIE_Msk /*!< Receive Time Out interrupt enable */
11599 #define USART_CR1_EOBIE_Pos (27U)
11600 #define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) /*!< 0x08000000 */
11601 #define USART_CR1_EOBIE USART_CR1_EOBIE_Msk /*!< End of Block interrupt enable */
11602 #define USART_CR1_M1_Pos (28U)
11603 #define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) /*!< 0x10000000 */
11604 #define USART_CR1_M1 USART_CR1_M1_Msk /*!< Word length - Bit 1 */
11605 #define USART_CR1_FIFOEN_Pos (29U)
11606 #define USART_CR1_FIFOEN_Msk (0x1UL << USART_CR1_FIFOEN_Pos) /*!< 0x20000000 */
11607 #define USART_CR1_FIFOEN USART_CR1_FIFOEN_Msk /*!< FIFO mode enable */
11608 #define USART_CR1_TXFEIE_Pos (30U)
11609 #define USART_CR1_TXFEIE_Msk (0x1UL << USART_CR1_TXFEIE_Pos) /*!< 0x40000000 */
11610 #define USART_CR1_TXFEIE USART_CR1_TXFEIE_Msk /*!< TXFIFO empty interrupt enable */
11611 #define USART_CR1_RXFFIE_Pos (31U)
11612 #define USART_CR1_RXFFIE_Msk (0x1UL << USART_CR1_RXFFIE_Pos) /*!< 0x80000000 */
11613 #define USART_CR1_RXFFIE USART_CR1_RXFFIE_Msk /*!< RXFIFO Full interrupt enable */
11614
11615 /****************** Bit definition for USART_CR2 register *******************/
11616 #define USART_CR2_SLVEN_Pos (0U)
11617 #define USART_CR2_SLVEN_Msk (0x1UL << USART_CR2_SLVEN_Pos) /*!< 0x00000001 */
11618 #define USART_CR2_SLVEN USART_CR2_SLVEN_Msk /*!< Synchronous Slave mode enable */
11619 #define USART_CR2_DIS_NSS_Pos (3U)
11620 #define USART_CR2_DIS_NSS_Msk (0x1UL << USART_CR2_DIS_NSS_Pos) /*!< 0x00000008 */
11621 #define USART_CR2_DIS_NSS USART_CR2_DIS_NSS_Msk /*!< Slave Select (NSS) pin management */
11622 #define USART_CR2_ADDM7_Pos (4U)
11623 #define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) /*!< 0x00000010 */
11624 #define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk /*!< 7-bit or 4-bit Address Detection */
11625 #define USART_CR2_LBDL_Pos (5U)
11626 #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
11627 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */
11628 #define USART_CR2_LBDIE_Pos (6U)
11629 #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
11630 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */
11631 #define USART_CR2_LBCL_Pos (8U)
11632 #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
11633 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */
11634 #define USART_CR2_CPHA_Pos (9U)
11635 #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
11636 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */
11637 #define USART_CR2_CPOL_Pos (10U)
11638 #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
11639 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */
11640 #define USART_CR2_CLKEN_Pos (11U)
11641 #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
11642 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */
11643 #define USART_CR2_STOP_Pos (12U)
11644 #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */
11645 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */
11646 #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x00001000 */
11647 #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x00002000 */
11648 #define USART_CR2_LINEN_Pos (14U)
11649 #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
11650 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */
11651 #define USART_CR2_SWAP_Pos (15U)
11652 #define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) /*!< 0x00008000 */
11653 #define USART_CR2_SWAP USART_CR2_SWAP_Msk /*!< SWAP TX/RX pins */
11654 #define USART_CR2_RXINV_Pos (16U)
11655 #define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) /*!< 0x00010000 */
11656 #define USART_CR2_RXINV USART_CR2_RXINV_Msk /*!< RX pin active level inversion */
11657 #define USART_CR2_TXINV_Pos (17U)
11658 #define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) /*!< 0x00020000 */
11659 #define USART_CR2_TXINV USART_CR2_TXINV_Msk /*!< TX pin active level inversion */
11660 #define USART_CR2_DATAINV_Pos (18U)
11661 #define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) /*!< 0x00040000 */
11662 #define USART_CR2_DATAINV USART_CR2_DATAINV_Msk /*!< Binary data inversion */
11663 #define USART_CR2_MSBFIRST_Pos (19U)
11664 #define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) /*!< 0x00080000 */
11665 #define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk /*!< Most Significant Bit First */
11666 #define USART_CR2_ABREN_Pos (20U)
11667 #define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) /*!< 0x00100000 */
11668 #define USART_CR2_ABREN USART_CR2_ABREN_Msk /*!< Auto Baud-Rate Enable*/
11669 #define USART_CR2_ABRMODE_Pos (21U)
11670 #define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) /*!< 0x00600000 */
11671 #define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
11672 #define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) /*!< 0x00200000 */
11673 #define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) /*!< 0x00400000 */
11674 #define USART_CR2_RTOEN_Pos (23U)
11675 #define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) /*!< 0x00800000 */
11676 #define USART_CR2_RTOEN USART_CR2_RTOEN_Msk /*!< Receiver Time-Out enable */
11677 #define USART_CR2_ADD_Pos (24U)
11678 #define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) /*!< 0xFF000000 */
11679 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */
11680
11681 /****************** Bit definition for USART_CR3 register *******************/
11682 #define USART_CR3_EIE_Pos (0U)
11683 #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */
11684 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */
11685 #define USART_CR3_IREN_Pos (1U)
11686 #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */
11687 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */
11688 #define USART_CR3_IRLP_Pos (2U)
11689 #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
11690 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */
11691 #define USART_CR3_HDSEL_Pos (3U)
11692 #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
11693 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */
11694 #define USART_CR3_NACK_Pos (4U)
11695 #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */
11696 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!< SmartCard NACK enable */
11697 #define USART_CR3_SCEN_Pos (5U)
11698 #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
11699 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< SmartCard mode enable */
11700 #define USART_CR3_DMAR_Pos (6U)
11701 #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
11702 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */
11703 #define USART_CR3_DMAT_Pos (7U)
11704 #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
11705 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */
11706 #define USART_CR3_RTSE_Pos (8U)
11707 #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
11708 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */
11709 #define USART_CR3_CTSE_Pos (9U)
11710 #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
11711 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */
11712 #define USART_CR3_CTSIE_Pos (10U)
11713 #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
11714 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */
11715 #define USART_CR3_ONEBIT_Pos (11U)
11716 #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */
11717 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!< One sample bit method enable */
11718 #define USART_CR3_OVRDIS_Pos (12U)
11719 #define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) /*!< 0x00001000 */
11720 #define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk /*!< Overrun Disable */
11721 #define USART_CR3_DDRE_Pos (13U)
11722 #define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) /*!< 0x00002000 */
11723 #define USART_CR3_DDRE USART_CR3_DDRE_Msk /*!< DMA Disable on Reception Error */
11724 #define USART_CR3_DEM_Pos (14U)
11725 #define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) /*!< 0x00004000 */
11726 #define USART_CR3_DEM USART_CR3_DEM_Msk /*!< Driver Enable Mode */
11727 #define USART_CR3_DEP_Pos (15U)
11728 #define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) /*!< 0x00008000 */
11729 #define USART_CR3_DEP USART_CR3_DEP_Msk /*!< Driver Enable Polarity Selection */
11730 #define USART_CR3_SCARCNT_Pos (17U)
11731 #define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) /*!< 0x000E0000 */
11732 #define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
11733 #define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) /*!< 0x00020000 */
11734 #define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) /*!< 0x00040000 */
11735 #define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) /*!< 0x00080000 */
11736 #define USART_CR3_WUS_Pos (20U)
11737 #define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) /*!< 0x00300000 */
11738 #define USART_CR3_WUS USART_CR3_WUS_Msk /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
11739 #define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) /*!< 0x00100000 */
11740 #define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) /*!< 0x00200000 */
11741 #define USART_CR3_WUFIE_Pos (22U)
11742 #define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) /*!< 0x00400000 */
11743 #define USART_CR3_WUFIE USART_CR3_WUFIE_Msk /*!< Wake Up Interrupt Enable */
11744 #define USART_CR3_TXFTIE_Pos (23U)
11745 #define USART_CR3_TXFTIE_Msk (0x1UL << USART_CR3_TXFTIE_Pos) /*!< 0x00800000 */
11746 #define USART_CR3_TXFTIE USART_CR3_TXFTIE_Msk /*!< TXFIFO threshold interrupt enable */
11747 #define USART_CR3_TCBGTIE_Pos (24U)
11748 #define USART_CR3_TCBGTIE_Msk (0x1UL << USART_CR3_TCBGTIE_Pos) /*!< 0x01000000 */
11749 #define USART_CR3_TCBGTIE USART_CR3_TCBGTIE_Msk /*!< Transmission Complete Before Guard Time Interrupt Enable */
11750 #define USART_CR3_RXFTCFG_Pos (25U)
11751 #define USART_CR3_RXFTCFG_Msk (0x7UL << USART_CR3_RXFTCFG_Pos) /*!< 0x0E000000 */
11752 #define USART_CR3_RXFTCFG USART_CR3_RXFTCFG_Msk /*!< RXFIFO FIFO threshold configuration */
11753 #define USART_CR3_RXFTCFG_0 (0x1UL << USART_CR3_RXFTCFG_Pos) /*!< 0x02000000 */
11754 #define USART_CR3_RXFTCFG_1 (0x2UL << USART_CR3_RXFTCFG_Pos) /*!< 0x04000000 */
11755 #define USART_CR3_RXFTCFG_2 (0x4UL << USART_CR3_RXFTCFG_Pos) /*!< 0x08000000 */
11756 #define USART_CR3_RXFTIE_Pos (28U)
11757 #define USART_CR3_RXFTIE_Msk (0x1UL << USART_CR3_RXFTIE_Pos) /*!< 0x10000000 */
11758 #define USART_CR3_RXFTIE USART_CR3_RXFTIE_Msk /*!< RXFIFO threshold interrupt enable */
11759 #define USART_CR3_TXFTCFG_Pos (29U)
11760 #define USART_CR3_TXFTCFG_Msk (0x7UL << USART_CR3_TXFTCFG_Pos) /*!< 0xE0000000 */
11761 #define USART_CR3_TXFTCFG USART_CR3_TXFTCFG_Msk /*!< TXFIFO threshold configuration */
11762 #define USART_CR3_TXFTCFG_0 (0x1UL << USART_CR3_TXFTCFG_Pos) /*!< 0x20000000 */
11763 #define USART_CR3_TXFTCFG_1 (0x2UL << USART_CR3_TXFTCFG_Pos) /*!< 0x40000000 */
11764 #define USART_CR3_TXFTCFG_2 (0x4UL << USART_CR3_TXFTCFG_Pos) /*!< 0x80000000 */
11765
11766 /****************** Bit definition for USART_BRR register *******************/
11767 #define USART_BRR_LPUART_Pos (0U)
11768 #define USART_BRR_LPUART_Msk (0xFFFFFUL << USART_BRR_LPUART_Pos) /*!< 0x000FFFFF */
11769 #define USART_BRR_LPUART USART_BRR_LPUART_Msk /*!< LPUART Baud rate register [19:0] */
11770 #define USART_BRR_BRR_Pos (0U)
11771 #define USART_BRR_BRR_Msk (0xFFFFUL << USART_BRR_BRR_Pos) /*!< 0x0000FFFF */
11772 #define USART_BRR_BRR USART_BRR_BRR_Msk /*!< USART Baud rate register [15:0] */
11773
11774 /****************** Bit definition for USART_GTPR register ******************/
11775 #define USART_GTPR_PSC_Pos (0U)
11776 #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
11777 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */
11778 #define USART_GTPR_GT_Pos (8U)
11779 #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
11780 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */
11781
11782 /******************* Bit definition for USART_RTOR register *****************/
11783 #define USART_RTOR_RTO_Pos (0U)
11784 #define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */
11785 #define USART_RTOR_RTO USART_RTOR_RTO_Msk /*!< Receiver Time Out Value */
11786 #define USART_RTOR_BLEN_Pos (24U)
11787 #define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) /*!< 0xFF000000 */
11788 #define USART_RTOR_BLEN USART_RTOR_BLEN_Msk /*!< Block Length */
11789
11790 /******************* Bit definition for USART_RQR register ******************/
11791 #define USART_RQR_ABRRQ_Pos (0U)
11792 #define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) /*!< 0x00000001 */
11793 #define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk /*!< Auto-Baud Rate Request */
11794 #define USART_RQR_SBKRQ_Pos (1U)
11795 #define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) /*!< 0x00000002 */
11796 #define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk /*!< Send Break Request */
11797 #define USART_RQR_MMRQ_Pos (2U)
11798 #define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) /*!< 0x00000004 */
11799 #define USART_RQR_MMRQ USART_RQR_MMRQ_Msk /*!< Mute Mode Request */
11800 #define USART_RQR_RXFRQ_Pos (3U)
11801 #define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) /*!< 0x00000008 */
11802 #define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk /*!< Receive Data flush Request */
11803 #define USART_RQR_TXFRQ_Pos (4U)
11804 #define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) /*!< 0x00000010 */
11805 #define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk /*!< Transmit data flush Request */
11806
11807 /******************* Bit definition for USART_ISR register ******************/
11808 #define USART_ISR_PE_Pos (0U)
11809 #define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) /*!< 0x00000001 */
11810 #define USART_ISR_PE USART_ISR_PE_Msk /*!< Parity Error */
11811 #define USART_ISR_FE_Pos (1U)
11812 #define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) /*!< 0x00000002 */
11813 #define USART_ISR_FE USART_ISR_FE_Msk /*!< Framing Error */
11814 #define USART_ISR_NE_Pos (2U)
11815 #define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) /*!< 0x00000004 */
11816 #define USART_ISR_NE USART_ISR_NE_Msk /*!< Noise detected Flag */
11817 #define USART_ISR_ORE_Pos (3U)
11818 #define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) /*!< 0x00000008 */
11819 #define USART_ISR_ORE USART_ISR_ORE_Msk /*!< OverRun Error */
11820 #define USART_ISR_IDLE_Pos (4U)
11821 #define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) /*!< 0x00000010 */
11822 #define USART_ISR_IDLE USART_ISR_IDLE_Msk /*!< IDLE line detected */
11823 #define USART_ISR_RXNE_Pos (5U)
11824 #define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos) /*!< 0x00000020 */
11825 #define USART_ISR_RXNE USART_ISR_RXNE_Msk /*!< Read Data Register Not Empty */
11826 #define USART_ISR_RXNE_RXFNE_Pos USART_ISR_RXNE_Pos
11827 #define USART_ISR_RXNE_RXFNE_Msk USART_ISR_RXNE_Msk /*!< 0x00000020 */
11828 #define USART_ISR_RXNE_RXFNE USART_ISR_RXNE_Msk /*!< Read Data Register or RX FIFO Not Empty */
11829 #define USART_ISR_TC_Pos (6U)
11830 #define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) /*!< 0x00000040 */
11831 #define USART_ISR_TC USART_ISR_TC_Msk /*!< Transmission Complete */
11832 #define USART_ISR_TXE_Pos (7U)
11833 #define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos) /*!< 0x00000080 */
11834 #define USART_ISR_TXE USART_ISR_TXE_Msk /*!< Transmit Data Register Empty */
11835 #define USART_ISR_TXE_TXFNF_Pos USART_ISR_TXE_Pos
11836 #define USART_ISR_TXE_TXFNF_Msk USART_ISR_TXE_Msk /*!< 0x00000080 */
11837 #define USART_ISR_TXE_TXFNF USART_ISR_TXE_Msk /*!< Transmit Data Register Empty or TX FIFO Not Full Flag */
11838 #define USART_ISR_LBDF_Pos (8U)
11839 #define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) /*!< 0x00000100 */
11840 #define USART_ISR_LBDF USART_ISR_LBDF_Msk /*!< LIN Break Detection Flag */
11841 #define USART_ISR_CTSIF_Pos (9U)
11842 #define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) /*!< 0x00000200 */
11843 #define USART_ISR_CTSIF USART_ISR_CTSIF_Msk /*!< CTS interrupt flag */
11844 #define USART_ISR_CTS_Pos (10U)
11845 #define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) /*!< 0x00000400 */
11846 #define USART_ISR_CTS USART_ISR_CTS_Msk /*!< CTS flag */
11847 #define USART_ISR_RTOF_Pos (11U)
11848 #define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) /*!< 0x00000800 */
11849 #define USART_ISR_RTOF USART_ISR_RTOF_Msk /*!< Receiver Time Out */
11850 #define USART_ISR_EOBF_Pos (12U)
11851 #define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) /*!< 0x00001000 */
11852 #define USART_ISR_EOBF USART_ISR_EOBF_Msk /*!< End Of Block Flag */
11853 #define USART_ISR_UDR_Pos (13U)
11854 #define USART_ISR_UDR_Msk (0x1UL << USART_ISR_UDR_Pos) /*!< 0x00002000 */
11855 #define USART_ISR_UDR USART_ISR_UDR_Msk /*!< SPI slave underrun error flag */
11856 #define USART_ISR_ABRE_Pos (14U)
11857 #define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) /*!< 0x00004000 */
11858 #define USART_ISR_ABRE USART_ISR_ABRE_Msk /*!< Auto-Baud Rate Error */
11859 #define USART_ISR_ABRF_Pos (15U)
11860 #define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) /*!< 0x00008000 */
11861 #define USART_ISR_ABRF USART_ISR_ABRF_Msk /*!< Auto-Baud Rate Flag */
11862 #define USART_ISR_BUSY_Pos (16U)
11863 #define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) /*!< 0x00010000 */
11864 #define USART_ISR_BUSY USART_ISR_BUSY_Msk /*!< Busy Flag */
11865 #define USART_ISR_CMF_Pos (17U)
11866 #define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) /*!< 0x00020000 */
11867 #define USART_ISR_CMF USART_ISR_CMF_Msk /*!< Character Match Flag */
11868 #define USART_ISR_SBKF_Pos (18U)
11869 #define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) /*!< 0x00040000 */
11870 #define USART_ISR_SBKF USART_ISR_SBKF_Msk /*!< Send Break Flag */
11871 #define USART_ISR_RWU_Pos (19U)
11872 #define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) /*!< 0x00080000 */
11873 #define USART_ISR_RWU USART_ISR_RWU_Msk /*!< Receive Wake Up from mute mode Flag */
11874 #define USART_ISR_WUF_Pos (20U)
11875 #define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) /*!< 0x00100000 */
11876 #define USART_ISR_WUF USART_ISR_WUF_Msk /*!< Wake Up from stop mode Flag */
11877 #define USART_ISR_TEACK_Pos (21U)
11878 #define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) /*!< 0x00200000 */
11879 #define USART_ISR_TEACK USART_ISR_TEACK_Msk /*!< Transmit Enable Acknowledge Flag */
11880 #define USART_ISR_REACK_Pos (22U)
11881 #define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) /*!< 0x00400000 */
11882 #define USART_ISR_REACK USART_ISR_REACK_Msk /*!< Receive Enable Acknowledge Flag */
11883 #define USART_ISR_TXFE_Pos (23U)
11884 #define USART_ISR_TXFE_Msk (0x1UL << USART_ISR_TXFE_Pos) /*!< 0x00800000 */
11885 #define USART_ISR_TXFE USART_ISR_TXFE_Msk /*!< TXFIFO Empty */
11886 #define USART_ISR_RXFF_Pos (24U)
11887 #define USART_ISR_RXFF_Msk (0x1UL << USART_ISR_RXFF_Pos) /*!< 0x01000000 */
11888 #define USART_ISR_RXFF USART_ISR_RXFF_Msk /*!< RXFIFO Full */
11889 #define USART_ISR_TCBGT_Pos (25U)
11890 #define USART_ISR_TCBGT_Msk (0x1UL << USART_ISR_TCBGT_Pos) /*!< 0x02000000 */
11891 #define USART_ISR_TCBGT USART_ISR_TCBGT_Msk /*!< Transmission Complete Before Guard Time completion */
11892 #define USART_ISR_RXFT_Pos (26U)
11893 #define USART_ISR_RXFT_Msk (0x1UL << USART_ISR_RXFT_Pos) /*!< 0x04000000 */
11894 #define USART_ISR_RXFT USART_ISR_RXFT_Msk /*!< RXFIFO threshold flag */
11895 #define USART_ISR_TXFT_Pos (27U)
11896 #define USART_ISR_TXFT_Msk (0x1UL << USART_ISR_TXFT_Pos) /*!< 0x08000000 */
11897 #define USART_ISR_TXFT USART_ISR_TXFT_Msk /*!< TXFIFO threshold flag */
11898
11899 /******************* Bit definition for USART_ICR register ******************/
11900 #define USART_ICR_PECF_Pos (0U)
11901 #define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) /*!< 0x00000001 */
11902 #define USART_ICR_PECF USART_ICR_PECF_Msk /*!< Parity Error Clear Flag */
11903 #define USART_ICR_FECF_Pos (1U)
11904 #define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) /*!< 0x00000002 */
11905 #define USART_ICR_FECF USART_ICR_FECF_Msk /*!< Framing Error Clear Flag */
11906 #define USART_ICR_NECF_Pos (2U)
11907 #define USART_ICR_NECF_Msk (0x1UL << USART_ICR_NECF_Pos) /*!< 0x00000004 */
11908 #define USART_ICR_NECF USART_ICR_NECF_Msk /*!< Noise detected Clear Flag */
11909 #define USART_ICR_ORECF_Pos (3U)
11910 #define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) /*!< 0x00000008 */
11911 #define USART_ICR_ORECF USART_ICR_ORECF_Msk /*!< OverRun Error Clear Flag */
11912 #define USART_ICR_IDLECF_Pos (4U)
11913 #define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) /*!< 0x00000010 */
11914 #define USART_ICR_IDLECF USART_ICR_IDLECF_Msk /*!< IDLE line detected Clear Flag */
11915 #define USART_ICR_TXFECF_Pos (5U)
11916 #define USART_ICR_TXFECF_Msk (0x1UL << USART_ICR_TXFECF_Pos) /*!< 0x00000020 */
11917 #define USART_ICR_TXFECF USART_ICR_TXFECF_Msk /*!< TXFIFO empty Clear flag */
11918 #define USART_ICR_TCCF_Pos (6U)
11919 #define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) /*!< 0x00000040 */
11920 #define USART_ICR_TCCF USART_ICR_TCCF_Msk /*!< Transmission Complete Clear Flag */
11921 #define USART_ICR_TCBGTCF_Pos (7U)
11922 #define USART_ICR_TCBGTCF_Msk (0x1UL << USART_ICR_TCBGTCF_Pos) /*!< 0x00000080 */
11923 #define USART_ICR_TCBGTCF USART_ICR_TCBGTCF_Msk /*!< Transmission Complete Before Guard Time Clear Flag */
11924 #define USART_ICR_LBDCF_Pos (8U)
11925 #define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) /*!< 0x00000100 */
11926 #define USART_ICR_LBDCF USART_ICR_LBDCF_Msk /*!< LIN Break Detection Clear Flag */
11927 #define USART_ICR_CTSCF_Pos (9U)
11928 #define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) /*!< 0x00000200 */
11929 #define USART_ICR_CTSCF USART_ICR_CTSCF_Msk /*!< CTS Interrupt Clear Flag */
11930 #define USART_ICR_RTOCF_Pos (11U)
11931 #define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) /*!< 0x00000800 */
11932 #define USART_ICR_RTOCF USART_ICR_RTOCF_Msk /*!< Receiver Time Out Clear Flag */
11933 #define USART_ICR_EOBCF_Pos (12U)
11934 #define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) /*!< 0x00001000 */
11935 #define USART_ICR_EOBCF USART_ICR_EOBCF_Msk /*!< End Of Block Clear Flag */
11936 #define USART_ICR_UDRCF_Pos (13U)
11937 #define USART_ICR_UDRCF_Msk (0x1UL << USART_ICR_UDRCF_Pos) /*!< 0x00002000 */
11938 #define USART_ICR_UDRCF USART_ICR_UDRCF_Msk /*!< SPI Slave Underrun Clear Flag */
11939 #define USART_ICR_CMCF_Pos (17U)
11940 #define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) /*!< 0x00020000 */
11941 #define USART_ICR_CMCF USART_ICR_CMCF_Msk /*!< Character Match Clear Flag */
11942 #define USART_ICR_WUCF_Pos (20U)
11943 #define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) /*!< 0x00100000 */
11944 #define USART_ICR_WUCF USART_ICR_WUCF_Msk /*!< Wake Up from stop mode Clear Flag */
11945
11946 /******************* Bit definition for USART_RDR register ******************/
11947 #define USART_RDR_RDR_Pos (0U)
11948 #define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) /*!< 0x000001FF */
11949 #define USART_RDR_RDR USART_RDR_RDR_Msk /*!< RDR[8:0] bits (Receive Data value) */
11950
11951 /******************* Bit definition for USART_TDR register ******************/
11952 #define USART_TDR_TDR_Pos (0U)
11953 #define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) /*!< 0x000001FF */
11954 #define USART_TDR_TDR USART_TDR_TDR_Msk /*!< TDR[8:0] bits (Transmit Data value) */
11955
11956 /******************* Bit definition for USART_PRESC register ****************/
11957 #define USART_PRESC_PRESCALER_Pos (0U)
11958 #define USART_PRESC_PRESCALER_Msk (0xFUL << USART_PRESC_PRESCALER_Pos) /*!< 0x0000000F */
11959 #define USART_PRESC_PRESCALER USART_PRESC_PRESCALER_Msk /*!< PRESCALER[3:0] bits (Clock prescaler) */
11960 #define USART_PRESC_PRESCALER_0 (0x1UL << USART_PRESC_PRESCALER_Pos) /*!< 0x00000001 */
11961 #define USART_PRESC_PRESCALER_1 (0x2UL << USART_PRESC_PRESCALER_Pos) /*!< 0x00000002 */
11962 #define USART_PRESC_PRESCALER_2 (0x4UL << USART_PRESC_PRESCALER_Pos) /*!< 0x00000004 */
11963 #define USART_PRESC_PRESCALER_3 (0x8UL << USART_PRESC_PRESCALER_Pos) /*!< 0x00000008 */
11964
11965 /******************************************************************************/
11966 /* */
11967 /* VREFBUF */
11968 /* */
11969 /******************************************************************************/
11970 /******************* Bit definition for VREFBUF_CSR register ****************/
11971 #define VREFBUF_CSR_ENVR_Pos (0U)
11972 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
11973 #define VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk /*!<Voltage reference buffer enable */
11974 #define VREFBUF_CSR_HIZ_Pos (1U)
11975 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
11976 #define VREFBUF_CSR_HIZ VREFBUF_CSR_HIZ_Msk /*!<High impedance mode */
11977 #define VREFBUF_CSR_VRR_Pos (3U)
11978 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
11979 #define VREFBUF_CSR_VRR VREFBUF_CSR_VRR_Msk /*!<Voltage reference buffer ready */
11980 #define VREFBUF_CSR_VRS_Pos (4U)
11981 #define VREFBUF_CSR_VRS_Msk (0x3UL << VREFBUF_CSR_VRS_Pos) /*!< 0x00000030 */
11982 #define VREFBUF_CSR_VRS VREFBUF_CSR_VRS_Msk /*!<VRS[5:0] bits (Voltage reference scale) */
11983 #define VREFBUF_CSR_VRS_0 (0x1UL << VREFBUF_CSR_VRS_Pos) /*!< 0x00000010 */
11984 #define VREFBUF_CSR_VRS_1 (0x2UL << VREFBUF_CSR_VRS_Pos) /*!< 0x00000020 */
11985
11986 /******************* Bit definition for VREFBUF_CCR register ******************/
11987 #define VREFBUF_CCR_TRIM_Pos (0U)
11988 #define VREFBUF_CCR_TRIM_Msk (0x3FUL << VREFBUF_CCR_TRIM_Pos) /*!< 0x0000003F */
11989 #define VREFBUF_CCR_TRIM VREFBUF_CCR_TRIM_Msk /*!<TRIM[5:0] bits (Trimming code) */
11990
11991 /******************************************************************************/
11992 /* */
11993 /* USB Device FS Endpoint registers */
11994 /* */
11995 /******************************************************************************/
11996 #define USB_EP0R USB_BASE /*!< endpoint 0 register address */
11997 #define USB_EP1R (USB_BASE + 0x0x00000004) /*!< endpoint 1 register address */
11998 #define USB_EP2R (USB_BASE + 0x0x00000008) /*!< endpoint 2 register address */
11999 #define USB_EP3R (USB_BASE + 0x0x0000000C) /*!< endpoint 3 register address */
12000 #define USB_EP4R (USB_BASE + 0x0x00000010) /*!< endpoint 4 register address */
12001 #define USB_EP5R (USB_BASE + 0x0x00000014) /*!< endpoint 5 register address */
12002 #define USB_EP6R (USB_BASE + 0x0x00000018) /*!< endpoint 6 register address */
12003 #define USB_EP7R (USB_BASE + 0x0x0000001C) /*!< endpoint 7 register address */
12004
12005 /* bit positions */
12006 #define USB_EP_CTR_RX ((uint16_t)0x8000U) /*!< EndPoint Correct TRansfer RX */
12007 #define USB_EP_DTOG_RX ((uint16_t)0x4000U) /*!< EndPoint Data TOGGLE RX */
12008 #define USB_EPRX_STAT ((uint16_t)0x3000U) /*!< EndPoint RX STATus bit field */
12009 #define USB_EP_SETUP ((uint16_t)0x0800U) /*!< EndPoint SETUP */
12010 #define USB_EP_T_FIELD ((uint16_t)0x0600U) /*!< EndPoint TYPE */
12011 #define USB_EP_KIND ((uint16_t)0x0100U) /*!< EndPoint KIND */
12012 #define USB_EP_CTR_TX ((uint16_t)0x0080U) /*!< EndPoint Correct TRansfer TX */
12013 #define USB_EP_DTOG_TX ((uint16_t)0x0040U) /*!< EndPoint Data TOGGLE TX */
12014 #define USB_EPTX_STAT ((uint16_t)0x0030U) /*!< EndPoint TX STATus bit field */
12015 #define USB_EPADDR_FIELD ((uint16_t)0x000FU) /*!< EndPoint ADDRess FIELD */
12016
12017 /* EndPoint REGister MASK (no toggle fields) */
12018 #define USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)
12019 /*!< EP_TYPE[1:0] EndPoint TYPE */
12020 #define USB_EP_TYPE_MASK ((uint16_t)0x0600U) /*!< EndPoint TYPE Mask */
12021 #define USB_EP_BULK ((uint16_t)0x0000U) /*!< EndPoint BULK */
12022 #define USB_EP_CONTROL ((uint16_t)0x0200U) /*!< EndPoint CONTROL */
12023 #define USB_EP_ISOCHRONOUS ((uint16_t)0x0400U) /*!< EndPoint ISOCHRONOUS */
12024 #define USB_EP_INTERRUPT ((uint16_t)0x0600U) /*!< EndPoint INTERRUPT */
12025 #define USB_EP_T_MASK ((uint16_t) ~USB_EP_T_FIELD & USB_EPREG_MASK)
12026
12027 #define USB_EPKIND_MASK ((uint16_t)~USB_EP_KIND & USB_EPREG_MASK) /*!< EP_KIND EndPoint KIND */
12028 /*!< STAT_TX[1:0] STATus for TX transfer */
12029 #define USB_EP_TX_DIS ((uint16_t)0x0000U) /*!< EndPoint TX DISabled */
12030 #define USB_EP_TX_STALL ((uint16_t)0x0010U) /*!< EndPoint TX STALLed */
12031 #define USB_EP_TX_NAK ((uint16_t)0x0020U) /*!< EndPoint TX NAKed */
12032 #define USB_EP_TX_VALID ((uint16_t)0x0030U) /*!< EndPoint TX VALID */
12033 #define USB_EPTX_DTOG1 ((uint16_t)0x0010U) /*!< EndPoint TX Data TOGgle bit1 */
12034 #define USB_EPTX_DTOG2 ((uint16_t)0x0020U) /*!< EndPoint TX Data TOGgle bit2 */
12035 #define USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK)
12036 /*!< STAT_RX[1:0] STATus for RX transfer */
12037 #define USB_EP_RX_DIS ((uint16_t)0x0000U) /*!< EndPoint RX DISabled */
12038 #define USB_EP_RX_STALL ((uint16_t)0x1000U) /*!< EndPoint RX STALLed */
12039 #define USB_EP_RX_NAK ((uint16_t)0x2000U) /*!< EndPoint RX NAKed */
12040 #define USB_EP_RX_VALID ((uint16_t)0x3000U) /*!< EndPoint RX VALID */
12041 #define USB_EPRX_DTOG1 ((uint16_t)0x1000U) /*!< EndPoint RX Data TOGgle bit1 */
12042 #define USB_EPRX_DTOG2 ((uint16_t)0x2000U) /*!< EndPoint RX Data TOGgle bit1 */
12043 #define USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK)
12044
12045 /******************************************************************************/
12046 /* */
12047 /* USB Device FS General registers */
12048 /* */
12049 /******************************************************************************/
12050 #define USB_CNTR (USB_BASE + 0x00000040U) /*!< Control register */
12051 #define USB_ISTR (USB_BASE + 0x00000044U) /*!< Interrupt status register */
12052 #define USB_FNR (USB_BASE + 0x00000048U) /*!< Frame number register */
12053 #define USB_DADDR (USB_BASE + 0x0000004CU) /*!< Device address register */
12054 #define USB_BTABLE (USB_BASE + 0x00000050U) /*!< Buffer Table address register */
12055 #define USB_LPMCSR (USB_BASE + 0x00000054U) /*!< LPM Control and Status register */
12056 #define USB_BCDR (USB_BASE + 0x00000058U) /*!< Battery Charging detector register*/
12057
12058 /****************** Bits definition for USB_CNTR register *******************/
12059 #define USB_CNTR_CTRM ((uint16_t)0x8000U) /*!< Correct TRansfer Mask */
12060 #define USB_CNTR_PMAOVRM ((uint16_t)0x4000U) /*!< DMA OVeR/underrun Mask */
12061 #define USB_CNTR_ERRM ((uint16_t)0x2000U) /*!< ERRor Mask */
12062 #define USB_CNTR_WKUPM ((uint16_t)0x1000U) /*!< WaKe UP Mask */
12063 #define USB_CNTR_SUSPM ((uint16_t)0x0800U) /*!< SUSPend Mask */
12064 #define USB_CNTR_RESETM ((uint16_t)0x0400U) /*!< RESET Mask */
12065 #define USB_CNTR_SOFM ((uint16_t)0x0200U) /*!< Start Of Frame Mask */
12066 #define USB_CNTR_ESOFM ((uint16_t)0x0100U) /*!< Expected Start Of Frame Mask */
12067 #define USB_CNTR_L1REQM ((uint16_t)0x0080U) /*!< LPM L1 state request interrupt mask */
12068 #define USB_CNTR_L1RESUME ((uint16_t)0x0020U) /*!< LPM L1 Resume request */
12069 #define USB_CNTR_RESUME ((uint16_t)0x0010U) /*!< RESUME request */
12070 #define USB_CNTR_FSUSP ((uint16_t)0x0008U) /*!< Force SUSPend */
12071 #define USB_CNTR_LPMODE ((uint16_t)0x0004U) /*!< Low-power MODE */
12072 #define USB_CNTR_PDWN ((uint16_t)0x0002U) /*!< Power DoWN */
12073 #define USB_CNTR_FRES ((uint16_t)0x0001U) /*!< Force USB RESet */
12074
12075 /****************** Bits definition for USB_ISTR register *******************/
12076 #define USB_ISTR_EP_ID ((uint16_t)0x000FU) /*!< EndPoint IDentifier (read-only bit) */
12077 #define USB_ISTR_DIR ((uint16_t)0x0010U) /*!< DIRection of transaction (read-only bit) */
12078 #define USB_ISTR_L1REQ ((uint16_t)0x0080U) /*!< LPM L1 state request */
12079 #define USB_ISTR_ESOF ((uint16_t)0x0100U) /*!< Expected Start Of Frame (clear-only bit) */
12080 #define USB_ISTR_SOF ((uint16_t)0x0200U) /*!< Start Of Frame (clear-only bit) */
12081 #define USB_ISTR_RESET ((uint16_t)0x0400U) /*!< RESET (clear-only bit) */
12082 #define USB_ISTR_SUSP ((uint16_t)0x0800U) /*!< SUSPend (clear-only bit) */
12083 #define USB_ISTR_WKUP ((uint16_t)0x1000U) /*!< WaKe UP (clear-only bit) */
12084 #define USB_ISTR_ERR ((uint16_t)0x2000U) /*!< ERRor (clear-only bit) */
12085 #define USB_ISTR_PMAOVR ((uint16_t)0x4000U) /*!< DMA OVeR/underrun (clear-only bit) */
12086 #define USB_ISTR_CTR ((uint16_t)0x8000U) /*!< Correct TRansfer (clear-only bit) */
12087
12088 #define USB_CLR_L1REQ (~USB_ISTR_L1REQ) /*!< clear LPM L1 bit */
12089 #define USB_CLR_ESOF (~USB_ISTR_ESOF) /*!< clear Expected Start Of Frame bit */
12090 #define USB_CLR_SOF (~USB_ISTR_SOF) /*!< clear Start Of Frame bit */
12091 #define USB_CLR_RESET (~USB_ISTR_RESET) /*!< clear RESET bit */
12092 #define USB_CLR_SUSP (~USB_ISTR_SUSP) /*!< clear SUSPend bit */
12093 #define USB_CLR_WKUP (~USB_ISTR_WKUP) /*!< clear WaKe UP bit */
12094 #define USB_CLR_ERR (~USB_ISTR_ERR) /*!< clear ERRor bit */
12095 #define USB_CLR_PMAOVR (~USB_ISTR_PMAOVR) /*!< clear DMA OVeR/underrun bit*/
12096 #define USB_CLR_CTR (~USB_ISTR_CTR) /*!< clear Correct TRansfer bit */
12097
12098 /****************** Bits definition for USB_FNR register ********************/
12099 #define USB_FNR_FN ((uint16_t)0x07FFU) /*!< Frame Number */
12100 #define USB_FNR_LSOF ((uint16_t)0x1800U) /*!< Lost SOF */
12101 #define USB_FNR_LCK ((uint16_t)0x2000U) /*!< LoCKed */
12102 #define USB_FNR_RXDM ((uint16_t)0x4000U) /*!< status of D- data line */
12103 #define USB_FNR_RXDP ((uint16_t)0x8000U) /*!< status of D+ data line */
12104
12105 /****************** Bits definition for USB_DADDR register ****************/
12106 #define USB_DADDR_ADD ((uint8_t)0x7FU) /*!< ADD[6:0] bits (Device Address) */
12107 #define USB_DADDR_ADD0 ((uint8_t)0x01U) /*!< Bit 0 */
12108 #define USB_DADDR_ADD1 ((uint8_t)0x02U) /*!< Bit 1 */
12109 #define USB_DADDR_ADD2 ((uint8_t)0x04U) /*!< Bit 2 */
12110 #define USB_DADDR_ADD3 ((uint8_t)0x08U) /*!< Bit 3 */
12111 #define USB_DADDR_ADD4 ((uint8_t)0x10U) /*!< Bit 4 */
12112 #define USB_DADDR_ADD5 ((uint8_t)0x20U) /*!< Bit 5 */
12113 #define USB_DADDR_ADD6 ((uint8_t)0x40U) /*!< Bit 6 */
12114
12115 #define USB_DADDR_EF ((uint8_t)0x80U) /*!< Enable Function */
12116
12117 /****************** Bit definition for USB_BTABLE register ******************/
12118 #define USB_BTABLE_BTABLE ((uint16_t)0xFFF8U) /*!< Buffer Table */
12119
12120 /****************** Bits definition for USB_BCDR register *******************/
12121 #define USB_BCDR_BCDEN ((uint16_t)0x0001U) /*!< Battery charging detector (BCD) enable */
12122 #define USB_BCDR_DCDEN ((uint16_t)0x0002U) /*!< Data contact detection (DCD) mode enable */
12123 #define USB_BCDR_PDEN ((uint16_t)0x0004U) /*!< Primary detection (PD) mode enable */
12124 #define USB_BCDR_SDEN ((uint16_t)0x0008U) /*!< Secondary detection (SD) mode enable */
12125 #define USB_BCDR_DCDET ((uint16_t)0x0010U) /*!< Data contact detection (DCD) status */
12126 #define USB_BCDR_PDET ((uint16_t)0x0020U) /*!< Primary detection (PD) status */
12127 #define USB_BCDR_SDET ((uint16_t)0x0040U) /*!< Secondary detection (SD) status */
12128 #define USB_BCDR_PS2DET ((uint16_t)0x0080U) /*!< PS2 port or proprietary charger detected */
12129 #define USB_BCDR_DPPU ((uint16_t)0x8000U) /*!< DP Pull-up Enable */
12130
12131 /******************* Bit definition for LPMCSR register *********************/
12132 #define USB_LPMCSR_LMPEN ((uint16_t)0x0001U) /*!< LPM support enable */
12133 #define USB_LPMCSR_LPMACK ((uint16_t)0x0002U) /*!< LPM Token acknowledge enable*/
12134 #define USB_LPMCSR_REMWAKE ((uint16_t)0x0008U) /*!< bRemoteWake value received with last ACKed LPM Token */
12135 #define USB_LPMCSR_BESL ((uint16_t)0x00F0U) /*!< BESL value received with last ACKed LPM Token */
12136
12137 /*!< Buffer descriptor table */
12138 /***************** Bit definition for USB_ADDR0_TX register *****************/
12139 #define USB_ADDR0_TX_ADDR0_TX_Pos (1U)
12140 #define USB_ADDR0_TX_ADDR0_TX_Msk (0x7FFFUL << USB_ADDR0_TX_ADDR0_TX_Pos)/*!< 0x0000FFFE */
12141 #define USB_ADDR0_TX_ADDR0_TX USB_ADDR0_TX_ADDR0_TX_Msk /*!< Transmission Buffer Address 0 */
12142
12143 /***************** Bit definition for USB_ADDR1_TX register *****************/
12144 #define USB_ADDR1_TX_ADDR1_TX_Pos (1U)
12145 #define USB_ADDR1_TX_ADDR1_TX_Msk (0x7FFFUL << USB_ADDR1_TX_ADDR1_TX_Pos)/*!< 0x0000FFFE */
12146 #define USB_ADDR1_TX_ADDR1_TX USB_ADDR1_TX_ADDR1_TX_Msk /*!< Transmission Buffer Address 1 */
12147
12148 /***************** Bit definition for USB_ADDR2_TX register *****************/
12149 #define USB_ADDR2_TX_ADDR2_TX_Pos (1U)
12150 #define USB_ADDR2_TX_ADDR2_TX_Msk (0x7FFFUL << USB_ADDR2_TX_ADDR2_TX_Pos)/*!< 0x0000FFFE */
12151 #define USB_ADDR2_TX_ADDR2_TX USB_ADDR2_TX_ADDR2_TX_Msk /*!< Transmission Buffer Address 2 */
12152
12153 /***************** Bit definition for USB_ADDR3_TX register *****************/
12154 #define USB_ADDR3_TX_ADDR3_TX_Pos (1U)
12155 #define USB_ADDR3_TX_ADDR3_TX_Msk (0x7FFFUL << USB_ADDR3_TX_ADDR3_TX_Pos)/*!< 0x0000FFFE */
12156 #define USB_ADDR3_TX_ADDR3_TX USB_ADDR3_TX_ADDR3_TX_Msk /*!< Transmission Buffer Address 3 */
12157
12158 /***************** Bit definition for USB_ADDR4_TX register *****************/
12159 #define USB_ADDR4_TX_ADDR4_TX_Pos (1U)
12160 #define USB_ADDR4_TX_ADDR4_TX_Msk (0x7FFFUL << USB_ADDR4_TX_ADDR4_TX_Pos)/*!< 0x0000FFFE */
12161 #define USB_ADDR4_TX_ADDR4_TX USB_ADDR4_TX_ADDR4_TX_Msk /*!< Transmission Buffer Address 4 */
12162
12163 /***************** Bit definition for USB_ADDR5_TX register *****************/
12164 #define USB_ADDR5_TX_ADDR5_TX_Pos (1U)
12165 #define USB_ADDR5_TX_ADDR5_TX_Msk (0x7FFFUL << USB_ADDR5_TX_ADDR5_TX_Pos)/*!< 0x0000FFFE */
12166 #define USB_ADDR5_TX_ADDR5_TX USB_ADDR5_TX_ADDR5_TX_Msk /*!< Transmission Buffer Address 5 */
12167
12168 /***************** Bit definition for USB_ADDR6_TX register *****************/
12169 #define USB_ADDR6_TX_ADDR6_TX_Pos (1U)
12170 #define USB_ADDR6_TX_ADDR6_TX_Msk (0x7FFFUL << USB_ADDR6_TX_ADDR6_TX_Pos)/*!< 0x0000FFFE */
12171 #define USB_ADDR6_TX_ADDR6_TX USB_ADDR6_TX_ADDR6_TX_Msk /*!< Transmission Buffer Address 6 */
12172
12173 /***************** Bit definition for USB_ADDR7_TX register *****************/
12174 #define USB_ADDR7_TX_ADDR7_TX_Pos (1U)
12175 #define USB_ADDR7_TX_ADDR7_TX_Msk (0x7FFFUL << USB_ADDR7_TX_ADDR7_TX_Pos)/*!< 0x0000FFFE */
12176 #define USB_ADDR7_TX_ADDR7_TX USB_ADDR7_TX_ADDR7_TX_Msk /*!< Transmission Buffer Address 7 */
12177
12178 /*----------------------------------------------------------------------------*/
12179
12180 /***************** Bit definition for USB_COUNT0_TX register ****************/
12181 #define USB_COUNT0_TX_COUNT0_TX_Pos (0U)
12182 #define USB_COUNT0_TX_COUNT0_TX_Msk (0x3FFUL << USB_COUNT0_TX_COUNT0_TX_Pos)/*!< 0x000003FF */
12183 #define USB_COUNT0_TX_COUNT0_TX USB_COUNT0_TX_COUNT0_TX_Msk /*!< Transmission Byte Count 0 */
12184
12185 /***************** Bit definition for USB_COUNT1_TX register ****************/
12186 #define USB_COUNT1_TX_COUNT1_TX_Pos (0U)
12187 #define USB_COUNT1_TX_COUNT1_TX_Msk (0x3FFUL << USB_COUNT1_TX_COUNT1_TX_Pos)/*!< 0x000003FF */
12188 #define USB_COUNT1_TX_COUNT1_TX USB_COUNT1_TX_COUNT1_TX_Msk /*!< Transmission Byte Count 1 */
12189
12190 /***************** Bit definition for USB_COUNT2_TX register ****************/
12191 #define USB_COUNT2_TX_COUNT2_TX_Pos (0U)
12192 #define USB_COUNT2_TX_COUNT2_TX_Msk (0x3FFUL << USB_COUNT2_TX_COUNT2_TX_Pos)/*!< 0x000003FF */
12193 #define USB_COUNT2_TX_COUNT2_TX USB_COUNT2_TX_COUNT2_TX_Msk /*!< Transmission Byte Count 2 */
12194
12195 /***************** Bit definition for USB_COUNT3_TX register ****************/
12196 #define USB_COUNT3_TX_COUNT3_TX_Pos (0U)
12197 #define USB_COUNT3_TX_COUNT3_TX_Msk (0x3FFUL << USB_COUNT3_TX_COUNT3_TX_Pos)/*!< 0x000003FF */
12198 #define USB_COUNT3_TX_COUNT3_TX USB_COUNT3_TX_COUNT3_TX_Msk /*!< Transmission Byte Count 3 */
12199
12200 /***************** Bit definition for USB_COUNT4_TX register ****************/
12201 #define USB_COUNT4_TX_COUNT4_TX_Pos (0U)
12202 #define USB_COUNT4_TX_COUNT4_TX_Msk (0x3FFUL << USB_COUNT4_TX_COUNT4_TX_Pos)/*!< 0x000003FF */
12203 #define USB_COUNT4_TX_COUNT4_TX USB_COUNT4_TX_COUNT4_TX_Msk /*!< Transmission Byte Count 4 */
12204
12205 /***************** Bit definition for USB_COUNT5_TX register ****************/
12206 #define USB_COUNT5_TX_COUNT5_TX_Pos (0U)
12207 #define USB_COUNT5_TX_COUNT5_TX_Msk (0x3FFUL << USB_COUNT5_TX_COUNT5_TX_Pos)/*!< 0x000003FF */
12208 #define USB_COUNT5_TX_COUNT5_TX USB_COUNT5_TX_COUNT5_TX_Msk /*!< Transmission Byte Count 5 */
12209
12210 /***************** Bit definition for USB_COUNT6_TX register ****************/
12211 #define USB_COUNT6_TX_COUNT6_TX_Pos (0U)
12212 #define USB_COUNT6_TX_COUNT6_TX_Msk (0x3FFUL << USB_COUNT6_TX_COUNT6_TX_Pos)/*!< 0x000003FF */
12213 #define USB_COUNT6_TX_COUNT6_TX USB_COUNT6_TX_COUNT6_TX_Msk /*!< Transmission Byte Count 6 */
12214
12215 /***************** Bit definition for USB_COUNT7_TX register ****************/
12216 #define USB_COUNT7_TX_COUNT7_TX_Pos (0U)
12217 #define USB_COUNT7_TX_COUNT7_TX_Msk (0x3FFUL << USB_COUNT7_TX_COUNT7_TX_Pos)/*!< 0x000003FF */
12218 #define USB_COUNT7_TX_COUNT7_TX USB_COUNT7_TX_COUNT7_TX_Msk /*!< Transmission Byte Count 7 */
12219
12220 /*----------------------------------------------------------------------------*/
12221
12222 /**************** Bit definition for USB_COUNT0_TX_0 register ***************/
12223 #define USB_COUNT0_TX_0_COUNT0_TX_0 (0x000003FFU) /*!< Transmission Byte Count 0 (low) */
12224
12225 /**************** Bit definition for USB_COUNT0_TX_1 register ***************/
12226 #define USB_COUNT0_TX_1_COUNT0_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 0 (high) */
12227
12228 /**************** Bit definition for USB_COUNT1_TX_0 register ***************/
12229 #define USB_COUNT1_TX_0_COUNT1_TX_0 (0x000003FFU) /*!< Transmission Byte Count 1 (low) */
12230
12231 /**************** Bit definition for USB_COUNT1_TX_1 register ***************/
12232 #define USB_COUNT1_TX_1_COUNT1_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 1 (high) */
12233
12234 /**************** Bit definition for USB_COUNT2_TX_0 register ***************/
12235 #define USB_COUNT2_TX_0_COUNT2_TX_0 (0x000003FFU) /*!< Transmission Byte Count 2 (low) */
12236
12237 /**************** Bit definition for USB_COUNT2_TX_1 register ***************/
12238 #define USB_COUNT2_TX_1_COUNT2_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 2 (high) */
12239
12240 /**************** Bit definition for USB_COUNT3_TX_0 register ***************/
12241 #define USB_COUNT3_TX_0_COUNT3_TX_0 (0x000003FFU) /*!< Transmission Byte Count 3 (low) */
12242
12243 /**************** Bit definition for USB_COUNT3_TX_1 register ***************/
12244 #define USB_COUNT3_TX_1_COUNT3_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 3 (high) */
12245
12246 /**************** Bit definition for USB_COUNT4_TX_0 register ***************/
12247 #define USB_COUNT4_TX_0_COUNT4_TX_0 (0x000003FFU) /*!< Transmission Byte Count 4 (low) */
12248
12249 /**************** Bit definition for USB_COUNT4_TX_1 register ***************/
12250 #define USB_COUNT4_TX_1_COUNT4_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 4 (high) */
12251
12252 /**************** Bit definition for USB_COUNT5_TX_0 register ***************/
12253 #define USB_COUNT5_TX_0_COUNT5_TX_0 (0x000003FFU) /*!< Transmission Byte Count 5 (low) */
12254
12255 /**************** Bit definition for USB_COUNT5_TX_1 register ***************/
12256 #define USB_COUNT5_TX_1_COUNT5_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 5 (high) */
12257
12258 /**************** Bit definition for USB_COUNT6_TX_0 register ***************/
12259 #define USB_COUNT6_TX_0_COUNT6_TX_0 (0x000003FFU) /*!< Transmission Byte Count 6 (low) */
12260
12261 /**************** Bit definition for USB_COUNT6_TX_1 register ***************/
12262 #define USB_COUNT6_TX_1_COUNT6_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 6 (high) */
12263
12264 /**************** Bit definition for USB_COUNT7_TX_0 register ***************/
12265 #define USB_COUNT7_TX_0_COUNT7_TX_0 (0x000003FFU) /*!< Transmission Byte Count 7 (low) */
12266
12267 /**************** Bit definition for USB_COUNT7_TX_1 register ***************/
12268 #define USB_COUNT7_TX_1_COUNT7_TX_1 (0x03FF0000U) /*!< Transmission Byte Count 7 (high) */
12269
12270 /*----------------------------------------------------------------------------*/
12271
12272 /***************** Bit definition for USB_ADDR0_RX register *****************/
12273 #define USB_ADDR0_RX_ADDR0_RX_Pos (1U)
12274 #define USB_ADDR0_RX_ADDR0_RX_Msk (0x7FFFUL << USB_ADDR0_RX_ADDR0_RX_Pos)/*!< 0x0000FFFE */
12275 #define USB_ADDR0_RX_ADDR0_RX USB_ADDR0_RX_ADDR0_RX_Msk /*!< Reception Buffer Address 0 */
12276
12277 /***************** Bit definition for USB_ADDR1_RX register *****************/
12278 #define USB_ADDR1_RX_ADDR1_RX_Pos (1U)
12279 #define USB_ADDR1_RX_ADDR1_RX_Msk (0x7FFFUL << USB_ADDR1_RX_ADDR1_RX_Pos)/*!< 0x0000FFFE */
12280 #define USB_ADDR1_RX_ADDR1_RX USB_ADDR1_RX_ADDR1_RX_Msk /*!< Reception Buffer Address 1 */
12281
12282 /***************** Bit definition for USB_ADDR2_RX register *****************/
12283 #define USB_ADDR2_RX_ADDR2_RX_Pos (1U)
12284 #define USB_ADDR2_RX_ADDR2_RX_Msk (0x7FFFUL << USB_ADDR2_RX_ADDR2_RX_Pos)/*!< 0x0000FFFE */
12285 #define USB_ADDR2_RX_ADDR2_RX USB_ADDR2_RX_ADDR2_RX_Msk /*!< Reception Buffer Address 2 */
12286
12287 /***************** Bit definition for USB_ADDR3_RX register *****************/
12288 #define USB_ADDR3_RX_ADDR3_RX_Pos (1U)
12289 #define USB_ADDR3_RX_ADDR3_RX_Msk (0x7FFFUL << USB_ADDR3_RX_ADDR3_RX_Pos)/*!< 0x0000FFFE */
12290 #define USB_ADDR3_RX_ADDR3_RX USB_ADDR3_RX_ADDR3_RX_Msk /*!< Reception Buffer Address 3 */
12291
12292 /***************** Bit definition for USB_ADDR4_RX register *****************/
12293 #define USB_ADDR4_RX_ADDR4_RX_Pos (1U)
12294 #define USB_ADDR4_RX_ADDR4_RX_Msk (0x7FFFUL << USB_ADDR4_RX_ADDR4_RX_Pos)/*!< 0x0000FFFE */
12295 #define USB_ADDR4_RX_ADDR4_RX USB_ADDR4_RX_ADDR4_RX_Msk /*!< Reception Buffer Address 4 */
12296
12297 /***************** Bit definition for USB_ADDR5_RX register *****************/
12298 #define USB_ADDR5_RX_ADDR5_RX_Pos (1U)
12299 #define USB_ADDR5_RX_ADDR5_RX_Msk (0x7FFFUL << USB_ADDR5_RX_ADDR5_RX_Pos)/*!< 0x0000FFFE */
12300 #define USB_ADDR5_RX_ADDR5_RX USB_ADDR5_RX_ADDR5_RX_Msk /*!< Reception Buffer Address 5 */
12301
12302 /***************** Bit definition for USB_ADDR6_RX register *****************/
12303 #define USB_ADDR6_RX_ADDR6_RX_Pos (1U)
12304 #define USB_ADDR6_RX_ADDR6_RX_Msk (0x7FFFUL << USB_ADDR6_RX_ADDR6_RX_Pos)/*!< 0x0000FFFE */
12305 #define USB_ADDR6_RX_ADDR6_RX USB_ADDR6_RX_ADDR6_RX_Msk /*!< Reception Buffer Address 6 */
12306
12307 /***************** Bit definition for USB_ADDR7_RX register *****************/
12308 #define USB_ADDR7_RX_ADDR7_RX_Pos (1U)
12309 #define USB_ADDR7_RX_ADDR7_RX_Msk (0x7FFFUL << USB_ADDR7_RX_ADDR7_RX_Pos)/*!< 0x0000FFFE */
12310 #define USB_ADDR7_RX_ADDR7_RX USB_ADDR7_RX_ADDR7_RX_Msk /*!< Reception Buffer Address 7 */
12311
12312 /*----------------------------------------------------------------------------*/
12313
12314 /***************** Bit definition for USB_COUNT0_RX register ****************/
12315 #define USB_COUNT0_RX_COUNT0_RX_Pos (0U)
12316 #define USB_COUNT0_RX_COUNT0_RX_Msk (0x3FFUL << USB_COUNT0_RX_COUNT0_RX_Pos)/*!< 0x000003FF */
12317 #define USB_COUNT0_RX_COUNT0_RX USB_COUNT0_RX_COUNT0_RX_Msk /*!< Reception Byte Count */
12318
12319 #define USB_COUNT0_RX_NUM_BLOCK_Pos (10U)
12320 #define USB_COUNT0_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT0_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12321 #define USB_COUNT0_RX_NUM_BLOCK USB_COUNT0_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12322 #define USB_COUNT0_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT0_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12323 #define USB_COUNT0_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT0_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12324 #define USB_COUNT0_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT0_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12325 #define USB_COUNT0_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT0_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12326 #define USB_COUNT0_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT0_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12327
12328 #define USB_COUNT0_RX_BLSIZE_Pos (15U)
12329 #define USB_COUNT0_RX_BLSIZE_Msk (0x1UL << USB_COUNT0_RX_BLSIZE_Pos)/*!< 0x00008000 */
12330 #define USB_COUNT0_RX_BLSIZE USB_COUNT0_RX_BLSIZE_Msk /*!< BLock SIZE */
12331
12332 /***************** Bit definition for USB_COUNT1_RX register ****************/
12333 #define USB_COUNT1_RX_COUNT1_RX_Pos (0U)
12334 #define USB_COUNT1_RX_COUNT1_RX_Msk (0x3FFUL << USB_COUNT1_RX_COUNT1_RX_Pos)/*!< 0x000003FF */
12335 #define USB_COUNT1_RX_COUNT1_RX USB_COUNT1_RX_COUNT1_RX_Msk /*!< Reception Byte Count */
12336
12337 #define USB_COUNT1_RX_NUM_BLOCK_Pos (10U)
12338 #define USB_COUNT1_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT1_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12339 #define USB_COUNT1_RX_NUM_BLOCK USB_COUNT1_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12340 #define USB_COUNT1_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT1_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12341 #define USB_COUNT1_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT1_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12342 #define USB_COUNT1_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT1_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12343 #define USB_COUNT1_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT1_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12344 #define USB_COUNT1_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT1_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12345
12346 #define USB_COUNT1_RX_BLSIZE_Pos (15U)
12347 #define USB_COUNT1_RX_BLSIZE_Msk (0x1UL << USB_COUNT1_RX_BLSIZE_Pos)/*!< 0x00008000 */
12348 #define USB_COUNT1_RX_BLSIZE USB_COUNT1_RX_BLSIZE_Msk /*!< BLock SIZE */
12349
12350 /***************** Bit definition for USB_COUNT2_RX register ****************/
12351 #define USB_COUNT2_RX_COUNT2_RX_Pos (0U)
12352 #define USB_COUNT2_RX_COUNT2_RX_Msk (0x3FFUL << USB_COUNT2_RX_COUNT2_RX_Pos)/*!< 0x000003FF */
12353 #define USB_COUNT2_RX_COUNT2_RX USB_COUNT2_RX_COUNT2_RX_Msk /*!< Reception Byte Count */
12354
12355 #define USB_COUNT2_RX_NUM_BLOCK_Pos (10U)
12356 #define USB_COUNT2_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT2_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12357 #define USB_COUNT2_RX_NUM_BLOCK USB_COUNT2_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12358 #define USB_COUNT2_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT2_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12359 #define USB_COUNT2_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT2_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12360 #define USB_COUNT2_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT2_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12361 #define USB_COUNT2_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT2_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12362 #define USB_COUNT2_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT2_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12363
12364 #define USB_COUNT2_RX_BLSIZE_Pos (15U)
12365 #define USB_COUNT2_RX_BLSIZE_Msk (0x1UL << USB_COUNT2_RX_BLSIZE_Pos)/*!< 0x00008000 */
12366 #define USB_COUNT2_RX_BLSIZE USB_COUNT2_RX_BLSIZE_Msk /*!< BLock SIZE */
12367
12368 /***************** Bit definition for USB_COUNT3_RX register ****************/
12369 #define USB_COUNT3_RX_COUNT3_RX_Pos (0U)
12370 #define USB_COUNT3_RX_COUNT3_RX_Msk (0x3FFUL << USB_COUNT3_RX_COUNT3_RX_Pos)/*!< 0x000003FF */
12371 #define USB_COUNT3_RX_COUNT3_RX USB_COUNT3_RX_COUNT3_RX_Msk /*!< Reception Byte Count */
12372
12373 #define USB_COUNT3_RX_NUM_BLOCK_Pos (10U)
12374 #define USB_COUNT3_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT3_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12375 #define USB_COUNT3_RX_NUM_BLOCK USB_COUNT3_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12376 #define USB_COUNT3_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT3_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12377 #define USB_COUNT3_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT3_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12378 #define USB_COUNT3_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT3_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12379 #define USB_COUNT3_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT3_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12380 #define USB_COUNT3_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT3_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12381
12382 #define USB_COUNT3_RX_BLSIZE_Pos (15U)
12383 #define USB_COUNT3_RX_BLSIZE_Msk (0x1UL << USB_COUNT3_RX_BLSIZE_Pos)/*!< 0x00008000 */
12384 #define USB_COUNT3_RX_BLSIZE USB_COUNT3_RX_BLSIZE_Msk /*!< BLock SIZE */
12385
12386 /***************** Bit definition for USB_COUNT4_RX register ****************/
12387 #define USB_COUNT4_RX_COUNT4_RX_Pos (0U)
12388 #define USB_COUNT4_RX_COUNT4_RX_Msk (0x3FFUL << USB_COUNT4_RX_COUNT4_RX_Pos)/*!< 0x000003FF */
12389 #define USB_COUNT4_RX_COUNT4_RX USB_COUNT4_RX_COUNT4_RX_Msk /*!< Reception Byte Count */
12390
12391 #define USB_COUNT4_RX_NUM_BLOCK_Pos (10U)
12392 #define USB_COUNT4_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT4_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12393 #define USB_COUNT4_RX_NUM_BLOCK USB_COUNT4_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12394 #define USB_COUNT4_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT4_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12395 #define USB_COUNT4_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT4_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12396 #define USB_COUNT4_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT4_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12397 #define USB_COUNT4_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT4_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12398 #define USB_COUNT4_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT4_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12399
12400 #define USB_COUNT4_RX_BLSIZE_Pos (15U)
12401 #define USB_COUNT4_RX_BLSIZE_Msk (0x1UL << USB_COUNT4_RX_BLSIZE_Pos)/*!< 0x00008000 */
12402 #define USB_COUNT4_RX_BLSIZE USB_COUNT4_RX_BLSIZE_Msk /*!< BLock SIZE */
12403
12404 /***************** Bit definition for USB_COUNT5_RX register ****************/
12405 #define USB_COUNT5_RX_COUNT5_RX_Pos (0U)
12406 #define USB_COUNT5_RX_COUNT5_RX_Msk (0x3FFUL << USB_COUNT5_RX_COUNT5_RX_Pos)/*!< 0x000003FF */
12407 #define USB_COUNT5_RX_COUNT5_RX USB_COUNT5_RX_COUNT5_RX_Msk /*!< Reception Byte Count */
12408
12409 #define USB_COUNT5_RX_NUM_BLOCK_Pos (10U)
12410 #define USB_COUNT5_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT5_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12411 #define USB_COUNT5_RX_NUM_BLOCK USB_COUNT5_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12412 #define USB_COUNT5_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT5_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12413 #define USB_COUNT5_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT5_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12414 #define USB_COUNT5_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT5_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12415 #define USB_COUNT5_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT5_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12416 #define USB_COUNT5_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT5_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12417
12418 #define USB_COUNT5_RX_BLSIZE_Pos (15U)
12419 #define USB_COUNT5_RX_BLSIZE_Msk (0x1UL << USB_COUNT5_RX_BLSIZE_Pos)/*!< 0x00008000 */
12420 #define USB_COUNT5_RX_BLSIZE USB_COUNT5_RX_BLSIZE_Msk /*!< BLock SIZE */
12421
12422 /***************** Bit definition for USB_COUNT6_RX register ****************/
12423 #define USB_COUNT6_RX_COUNT6_RX_Pos (0U)
12424 #define USB_COUNT6_RX_COUNT6_RX_Msk (0x3FFUL << USB_COUNT6_RX_COUNT6_RX_Pos)/*!< 0x000003FF */
12425 #define USB_COUNT6_RX_COUNT6_RX USB_COUNT6_RX_COUNT6_RX_Msk /*!< Reception Byte Count */
12426
12427 #define USB_COUNT6_RX_NUM_BLOCK_Pos (10U)
12428 #define USB_COUNT6_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT6_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12429 #define USB_COUNT6_RX_NUM_BLOCK USB_COUNT6_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12430 #define USB_COUNT6_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT6_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12431 #define USB_COUNT6_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT6_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12432 #define USB_COUNT6_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT6_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12433 #define USB_COUNT6_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT6_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12434 #define USB_COUNT6_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT6_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12435
12436 #define USB_COUNT6_RX_BLSIZE_Pos (15U)
12437 #define USB_COUNT6_RX_BLSIZE_Msk (0x1UL << USB_COUNT6_RX_BLSIZE_Pos)/*!< 0x00008000 */
12438 #define USB_COUNT6_RX_BLSIZE USB_COUNT6_RX_BLSIZE_Msk /*!< BLock SIZE */
12439
12440 /***************** Bit definition for USB_COUNT7_RX register ****************/
12441 #define USB_COUNT7_RX_COUNT7_RX_Pos (0U)
12442 #define USB_COUNT7_RX_COUNT7_RX_Msk (0x3FFUL << USB_COUNT7_RX_COUNT7_RX_Pos)/*!< 0x000003FF */
12443 #define USB_COUNT7_RX_COUNT7_RX USB_COUNT7_RX_COUNT7_RX_Msk /*!< Reception Byte Count */
12444
12445 #define USB_COUNT7_RX_NUM_BLOCK_Pos (10U)
12446 #define USB_COUNT7_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT7_RX_NUM_BLOCK_Pos)/*!< 0x00007C00 */
12447 #define USB_COUNT7_RX_NUM_BLOCK USB_COUNT7_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
12448 #define USB_COUNT7_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT7_RX_NUM_BLOCK_Pos)/*!< 0x00000400 */
12449 #define USB_COUNT7_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT7_RX_NUM_BLOCK_Pos)/*!< 0x00000800 */
12450 #define USB_COUNT7_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT7_RX_NUM_BLOCK_Pos)/*!< 0x00001000 */
12451 #define USB_COUNT7_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT7_RX_NUM_BLOCK_Pos)/*!< 0x00002000 */
12452 #define USB_COUNT7_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT7_RX_NUM_BLOCK_Pos)/*!< 0x00004000 */
12453
12454 #define USB_COUNT7_RX_BLSIZE_Pos (15U)
12455 #define USB_COUNT7_RX_BLSIZE_Msk (0x1UL << USB_COUNT7_RX_BLSIZE_Pos)/*!< 0x00008000 */
12456 #define USB_COUNT7_RX_BLSIZE USB_COUNT7_RX_BLSIZE_Msk /*!< BLock SIZE */
12457
12458 /*----------------------------------------------------------------------------*/
12459
12460 /**************** Bit definition for USB_COUNT0_RX_0 register ***************/
12461 #define USB_COUNT0_RX_0_COUNT0_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12462
12463 #define USB_COUNT0_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12464 #define USB_COUNT0_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12465 #define USB_COUNT0_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12466 #define USB_COUNT0_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12467 #define USB_COUNT0_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12468 #define USB_COUNT0_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12469
12470 #define USB_COUNT0_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12471
12472 /**************** Bit definition for USB_COUNT0_RX_1 register ***************/
12473 #define USB_COUNT0_RX_1_COUNT0_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12474
12475 #define USB_COUNT0_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12476 #define USB_COUNT0_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 1 */
12477 #define USB_COUNT0_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12478 #define USB_COUNT0_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12479 #define USB_COUNT0_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12480 #define USB_COUNT0_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12481
12482 #define USB_COUNT0_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12483
12484 /**************** Bit definition for USB_COUNT1_RX_0 register ***************/
12485 #define USB_COUNT1_RX_0_COUNT1_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12486
12487 #define USB_COUNT1_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12488 #define USB_COUNT1_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12489 #define USB_COUNT1_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12490 #define USB_COUNT1_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12491 #define USB_COUNT1_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12492 #define USB_COUNT1_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12493
12494 #define USB_COUNT1_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12495
12496 /**************** Bit definition for USB_COUNT1_RX_1 register ***************/
12497 #define USB_COUNT1_RX_1_COUNT1_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12498
12499 #define USB_COUNT1_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12500 #define USB_COUNT1_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12501 #define USB_COUNT1_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12502 #define USB_COUNT1_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12503 #define USB_COUNT1_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12504 #define USB_COUNT1_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12505
12506 #define USB_COUNT1_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12507
12508 /**************** Bit definition for USB_COUNT2_RX_0 register ***************/
12509 #define USB_COUNT2_RX_0_COUNT2_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12510
12511 #define USB_COUNT2_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12512 #define USB_COUNT2_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12513 #define USB_COUNT2_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12514 #define USB_COUNT2_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12515 #define USB_COUNT2_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12516 #define USB_COUNT2_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12517
12518 #define USB_COUNT2_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12519
12520 /**************** Bit definition for USB_COUNT2_RX_1 register ***************/
12521 #define USB_COUNT2_RX_1_COUNT2_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12522
12523 #define USB_COUNT2_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12524 #define USB_COUNT2_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12525 #define USB_COUNT2_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12526 #define USB_COUNT2_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12527 #define USB_COUNT2_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12528 #define USB_COUNT2_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12529
12530 #define USB_COUNT2_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12531
12532 /**************** Bit definition for USB_COUNT3_RX_0 register ***************/
12533 #define USB_COUNT3_RX_0_COUNT3_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12534
12535 #define USB_COUNT3_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12536 #define USB_COUNT3_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12537 #define USB_COUNT3_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12538 #define USB_COUNT3_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12539 #define USB_COUNT3_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12540 #define USB_COUNT3_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12541
12542 #define USB_COUNT3_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12543
12544 /**************** Bit definition for USB_COUNT3_RX_1 register ***************/
12545 #define USB_COUNT3_RX_1_COUNT3_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12546
12547 #define USB_COUNT3_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12548 #define USB_COUNT3_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12549 #define USB_COUNT3_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12550 #define USB_COUNT3_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12551 #define USB_COUNT3_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12552 #define USB_COUNT3_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12553
12554 #define USB_COUNT3_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12555
12556 /**************** Bit definition for USB_COUNT4_RX_0 register ***************/
12557 #define USB_COUNT4_RX_0_COUNT4_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12558
12559 #define USB_COUNT4_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12560 #define USB_COUNT4_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12561 #define USB_COUNT4_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12562 #define USB_COUNT4_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12563 #define USB_COUNT4_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12564 #define USB_COUNT4_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12565
12566 #define USB_COUNT4_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12567
12568 /**************** Bit definition for USB_COUNT4_RX_1 register ***************/
12569 #define USB_COUNT4_RX_1_COUNT4_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12570
12571 #define USB_COUNT4_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12572 #define USB_COUNT4_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12573 #define USB_COUNT4_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12574 #define USB_COUNT4_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12575 #define USB_COUNT4_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12576 #define USB_COUNT4_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12577
12578 #define USB_COUNT4_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12579
12580 /**************** Bit definition for USB_COUNT5_RX_0 register ***************/
12581 #define USB_COUNT5_RX_0_COUNT5_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12582
12583 #define USB_COUNT5_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12584 #define USB_COUNT5_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12585 #define USB_COUNT5_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12586 #define USB_COUNT5_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12587 #define USB_COUNT5_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12588 #define USB_COUNT5_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12589
12590 #define USB_COUNT5_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12591
12592 /**************** Bit definition for USB_COUNT5_RX_1 register ***************/
12593 #define USB_COUNT5_RX_1_COUNT5_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12594
12595 #define USB_COUNT5_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12596 #define USB_COUNT5_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12597 #define USB_COUNT5_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12598 #define USB_COUNT5_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12599 #define USB_COUNT5_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12600 #define USB_COUNT5_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12601
12602 #define USB_COUNT5_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12603
12604 /*************** Bit definition for USB_COUNT6_RX_0 register ***************/
12605 #define USB_COUNT6_RX_0_COUNT6_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12606
12607 #define USB_COUNT6_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12608 #define USB_COUNT6_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12609 #define USB_COUNT6_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12610 #define USB_COUNT6_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12611 #define USB_COUNT6_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12612 #define USB_COUNT6_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12613
12614 #define USB_COUNT6_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12615
12616 /**************** Bit definition for USB_COUNT6_RX_1 register ***************/
12617 #define USB_COUNT6_RX_1_COUNT6_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12618
12619 #define USB_COUNT6_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12620 #define USB_COUNT6_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12621 #define USB_COUNT6_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12622 #define USB_COUNT6_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12623 #define USB_COUNT6_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12624 #define USB_COUNT6_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12625
12626 #define USB_COUNT6_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12627
12628 /*************** Bit definition for USB_COUNT7_RX_0 register ****************/
12629 #define USB_COUNT7_RX_0_COUNT7_RX_0 (0x000003FFU) /*!< Reception Byte Count (low) */
12630
12631 #define USB_COUNT7_RX_0_NUM_BLOCK_0 (0x00007C00U) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
12632 #define USB_COUNT7_RX_0_NUM_BLOCK_0_0 (0x00000400U) /*!< Bit 0 */
12633 #define USB_COUNT7_RX_0_NUM_BLOCK_0_1 (0x00000800U) /*!< Bit 1 */
12634 #define USB_COUNT7_RX_0_NUM_BLOCK_0_2 (0x00001000U) /*!< Bit 2 */
12635 #define USB_COUNT7_RX_0_NUM_BLOCK_0_3 (0x00002000U) /*!< Bit 3 */
12636 #define USB_COUNT7_RX_0_NUM_BLOCK_0_4 (0x00004000U) /*!< Bit 4 */
12637
12638 #define USB_COUNT7_RX_0_BLSIZE_0 (0x00008000U) /*!< BLock SIZE (low) */
12639
12640 /*************** Bit definition for USB_COUNT7_RX_1 register ****************/
12641 #define USB_COUNT7_RX_1_COUNT7_RX_1 (0x03FF0000U) /*!< Reception Byte Count (high) */
12642
12643 #define USB_COUNT7_RX_1_NUM_BLOCK_1 (0x7C000000U) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
12644 #define USB_COUNT7_RX_1_NUM_BLOCK_1_0 (0x04000000U) /*!< Bit 0 */
12645 #define USB_COUNT7_RX_1_NUM_BLOCK_1_1 (0x08000000U) /*!< Bit 1 */
12646 #define USB_COUNT7_RX_1_NUM_BLOCK_1_2 (0x10000000U) /*!< Bit 2 */
12647 #define USB_COUNT7_RX_1_NUM_BLOCK_1_3 (0x20000000U) /*!< Bit 3 */
12648 #define USB_COUNT7_RX_1_NUM_BLOCK_1_4 (0x40000000U) /*!< Bit 4 */
12649
12650 #define USB_COUNT7_RX_1_BLSIZE_1 (0x80000000U) /*!< BLock SIZE (high) */
12651
12652 /******************************************************************************/
12653 /* */
12654 /* UCPD */
12655 /* */
12656 /******************************************************************************/
12657 /******************** Bits definition for UCPD_CFG1 register *******************/
12658 #define UCPD_CFG1_HBITCLKDIV_Pos (0U)
12659 #define UCPD_CFG1_HBITCLKDIV_Msk (0x3FUL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x0000003F */
12660 #define UCPD_CFG1_HBITCLKDIV UCPD_CFG1_HBITCLKDIV_Msk /*!< Number of cycles (minus 1) for a half bit clock */
12661 #define UCPD_CFG1_HBITCLKDIV_0 (0x01UL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x00000001 */
12662 #define UCPD_CFG1_HBITCLKDIV_1 (0x02UL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x00000002 */
12663 #define UCPD_CFG1_HBITCLKDIV_2 (0x04UL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x00000004 */
12664 #define UCPD_CFG1_HBITCLKDIV_3 (0x08UL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x00000008 */
12665 #define UCPD_CFG1_HBITCLKDIV_4 (0x10UL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x00000010 */
12666 #define UCPD_CFG1_HBITCLKDIV_5 (0x20UL << UCPD_CFG1_HBITCLKDIV_Pos) /*!< 0x00000020 */
12667 #define UCPD_CFG1_IFRGAP_Pos (6U)
12668 #define UCPD_CFG1_IFRGAP_Msk (0x1FUL << UCPD_CFG1_IFRGAP_Pos) /*!< 0x000007C0 */
12669 #define UCPD_CFG1_IFRGAP UCPD_CFG1_IFRGAP_Msk /*!< Clock divider value to generates Interframe gap */
12670 #define UCPD_CFG1_IFRGAP_0 (0x01UL << UCPD_CFG1_IFRGAP_Pos) /*!< 0x00000040 */
12671 #define UCPD_CFG1_IFRGAP_1 (0x02UL << UCPD_CFG1_IFRGAP_Pos) /*!< 0x00000080 */
12672 #define UCPD_CFG1_IFRGAP_2 (0x04UL << UCPD_CFG1_IFRGAP_Pos) /*!< 0x00000100 */
12673 #define UCPD_CFG1_IFRGAP_3 (0x08UL << UCPD_CFG1_IFRGAP_Pos) /*!< 0x00000200 */
12674 #define UCPD_CFG1_IFRGAP_4 (0x10UL << UCPD_CFG1_IFRGAP_Pos) /*!< 0x00000400 */
12675 #define UCPD_CFG1_TRANSWIN_Pos (11U)
12676 #define UCPD_CFG1_TRANSWIN_Msk (0x1FUL << UCPD_CFG1_TRANSWIN_Pos) /*!< 0x0000F800 */
12677 #define UCPD_CFG1_TRANSWIN UCPD_CFG1_TRANSWIN_Msk /*!< Number of cycles (minus 1) of the half bit clock */
12678 #define UCPD_CFG1_TRANSWIN_0 (0x01UL << UCPD_CFG1_TRANSWIN_Pos) /*!< 0x00000800 */
12679 #define UCPD_CFG1_TRANSWIN_1 (0x02UL << UCPD_CFG1_TRANSWIN_Pos) /*!< 0x00001000 */
12680 #define UCPD_CFG1_TRANSWIN_2 (0x04UL << UCPD_CFG1_TRANSWIN_Pos) /*!< 0x00002000 */
12681 #define UCPD_CFG1_TRANSWIN_3 (0x08UL << UCPD_CFG1_TRANSWIN_Pos) /*!< 0x00004000 */
12682 #define UCPD_CFG1_TRANSWIN_4 (0x10UL << UCPD_CFG1_TRANSWIN_Pos) /*!< 0x00008000 */
12683 #define UCPD_CFG1_PSC_UCPDCLK_Pos (17U)
12684 #define UCPD_CFG1_PSC_UCPDCLK_Msk (0x7UL << UCPD_CFG1_PSC_UCPDCLK_Pos) /*!< 0x000E0000 */
12685 #define UCPD_CFG1_PSC_UCPDCLK UCPD_CFG1_PSC_UCPDCLK_Msk /*!< Prescaler for UCPDCLK */
12686 #define UCPD_CFG1_PSC_UCPDCLK_0 (0x1UL << UCPD_CFG1_PSC_UCPDCLK_Pos) /*!< 0x00020000 */
12687 #define UCPD_CFG1_PSC_UCPDCLK_1 (0x2UL << UCPD_CFG1_PSC_UCPDCLK_Pos) /*!< 0x00040000 */
12688 #define UCPD_CFG1_PSC_UCPDCLK_2 (0x4UL << UCPD_CFG1_PSC_UCPDCLK_Pos) /*!< 0x00080000 */
12689 #define UCPD_CFG1_RXORDSETEN_Pos (20U)
12690 #define UCPD_CFG1_RXORDSETEN_Msk (0x1FFUL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x1FF00000 */
12691 #define UCPD_CFG1_RXORDSETEN UCPD_CFG1_RXORDSETEN_Msk /*!< Receiver ordered set detection enable */
12692 #define UCPD_CFG1_RXORDSETEN_0 (0x001UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x00100000 */
12693 #define UCPD_CFG1_RXORDSETEN_1 (0x002UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x00200000 */
12694 #define UCPD_CFG1_RXORDSETEN_2 (0x004UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x00400000 */
12695 #define UCPD_CFG1_RXORDSETEN_3 (0x008UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x00800000 */
12696 #define UCPD_CFG1_RXORDSETEN_4 (0x010UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x01000000 */
12697 #define UCPD_CFG1_RXORDSETEN_5 (0x020UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x02000000 */
12698 #define UCPD_CFG1_RXORDSETEN_6 (0x040UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x04000000 */
12699 #define UCPD_CFG1_RXORDSETEN_7 (0x080UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x08000000 */
12700 #define UCPD_CFG1_RXORDSETEN_8 (0x100UL << UCPD_CFG1_RXORDSETEN_Pos)/*!< 0x10000000 */
12701 #define UCPD_CFG1_TXDMAEN_Pos (29U)
12702 #define UCPD_CFG1_TXDMAEN_Msk (0x1UL << UCPD_CFG1_TXDMAEN_Pos) /*!< 0x20000000 */
12703 #define UCPD_CFG1_TXDMAEN UCPD_CFG1_TXDMAEN_Msk /*!< DMA transmission requests enable */
12704 #define UCPD_CFG1_RXDMAEN_Pos (30U)
12705 #define UCPD_CFG1_RXDMAEN_Msk (0x1UL << UCPD_CFG1_RXDMAEN_Pos) /*!< 0x40000000 */
12706 #define UCPD_CFG1_RXDMAEN UCPD_CFG1_RXDMAEN_Msk /*!< DMA reception requests enable */
12707 #define UCPD_CFG1_UCPDEN_Pos (31U)
12708 #define UCPD_CFG1_UCPDEN_Msk (0x1UL << UCPD_CFG1_UCPDEN_Pos) /*!< 0x80000000 */
12709 #define UCPD_CFG1_UCPDEN UCPD_CFG1_UCPDEN_Msk /*!< USB Power Delivery Block Enable */
12710
12711 /******************** Bits definition for UCPD_CFG2 register *******************/
12712 #define UCPD_CFG2_RXFILTDIS_Pos (0U)
12713 #define UCPD_CFG2_RXFILTDIS_Msk (0x1UL << UCPD_CFG2_RXFILTDIS_Pos) /*!< 0x00000001 */
12714 #define UCPD_CFG2_RXFILTDIS UCPD_CFG2_RXFILTDIS_Msk /*!< Enables an Rx pre-filter for the BMC decoder */
12715 #define UCPD_CFG2_RXFILT2N3_Pos (1U)
12716 #define UCPD_CFG2_RXFILT2N3_Msk (0x1UL << UCPD_CFG2_RXFILT2N3_Pos) /*!< 0x00000002 */
12717 #define UCPD_CFG2_RXFILT2N3 UCPD_CFG2_RXFILT2N3_Msk /*!< Controls the sampling method for an Rx pre-filter for the BMC decode */
12718 #define UCPD_CFG2_FORCECLK_Pos (2U)
12719 #define UCPD_CFG2_FORCECLK_Msk (0x1UL << UCPD_CFG2_FORCECLK_Pos) /*!< 0x00000004 */
12720 #define UCPD_CFG2_FORCECLK UCPD_CFG2_FORCECLK_Msk /*!< Controls forcing of the clock request UCPDCLK_REQ */
12721 #define UCPD_CFG2_WUPEN_Pos (3U)
12722 #define UCPD_CFG2_WUPEN_Msk (0x1UL << UCPD_CFG2_WUPEN_Pos) /*!< 0x00000008 */
12723 #define UCPD_CFG2_WUPEN UCPD_CFG2_WUPEN_Msk /*!< Wakeup from STOP enable */
12724
12725 /******************** Bits definition for UCPD_CR register ********************/
12726 #define UCPD_CR_TXMODE_Pos (0U)
12727 #define UCPD_CR_TXMODE_Msk (0x3UL << UCPD_CR_TXMODE_Pos) /*!< 0x00000003 */
12728 #define UCPD_CR_TXMODE UCPD_CR_TXMODE_Msk /*!< Type of Tx packet */
12729 #define UCPD_CR_TXMODE_0 (0x1UL << UCPD_CR_TXMODE_Pos) /*!< 0x00000001 */
12730 #define UCPD_CR_TXMODE_1 (0x2UL << UCPD_CR_TXMODE_Pos) /*!< 0x00000002 */
12731 #define UCPD_CR_TXSEND_Pos (2U)
12732 #define UCPD_CR_TXSEND_Msk (0x1UL << UCPD_CR_TXSEND_Pos) /*!< 0x00000004 */
12733 #define UCPD_CR_TXSEND UCPD_CR_TXSEND_Msk /*!< Type of Tx packet */
12734 #define UCPD_CR_TXHRST_Pos (3U)
12735 #define UCPD_CR_TXHRST_Msk (0x1UL << UCPD_CR_TXHRST_Pos) /*!< 0x00000008 */
12736 #define UCPD_CR_TXHRST UCPD_CR_TXHRST_Msk /*!< Command to send a Tx Hard Reset */
12737 #define UCPD_CR_RXMODE_Pos (4U)
12738 #define UCPD_CR_RXMODE_Msk (0x1UL << UCPD_CR_RXMODE_Pos) /*!< 0x00000010 */
12739 #define UCPD_CR_RXMODE UCPD_CR_RXMODE_Msk /*!< Receiver mode */
12740 #define UCPD_CR_PHYRXEN_Pos (5U)
12741 #define UCPD_CR_PHYRXEN_Msk (0x1UL << UCPD_CR_PHYRXEN_Pos) /*!< 0x00000020 */
12742 #define UCPD_CR_PHYRXEN UCPD_CR_PHYRXEN_Msk /*!< Controls enable of USB Power Delivery receiver */
12743 #define UCPD_CR_PHYCCSEL_Pos (6U)
12744 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
12745 #define UCPD_CR_PHYCCSEL UCPD_CR_PHYCCSEL_Msk /*!< */
12746 #define UCPD_CR_ANASUBMODE_Pos (7U)
12747 #define UCPD_CR_ANASUBMODE_Msk (0x3UL << UCPD_CR_ANASUBMODE_Pos) /*!< 0x00000180 */
12748 #define UCPD_CR_ANASUBMODE UCPD_CR_ANASUBMODE_Msk /*!< Analog PHY sub-mode */
12749 #define UCPD_CR_ANASUBMODE_0 (0x1UL << UCPD_CR_ANASUBMODE_Pos) /*!< 0x00000080 */
12750 #define UCPD_CR_ANASUBMODE_1 (0x2UL << UCPD_CR_ANASUBMODE_Pos) /*!< 0x00000100 */
12751 #define UCPD_CR_ANAMODE_Pos (9U)
12752 #define UCPD_CR_ANAMODE_Msk (0x1UL << UCPD_CR_ANAMODE_Pos) /*!< 0x00000200 */
12753 #define UCPD_CR_ANAMODE UCPD_CR_ANAMODE_Msk /*!< Analog PHY working mode */
12754 #define UCPD_CR_CCENABLE_Pos (10U)
12755 #define UCPD_CR_CCENABLE_Msk (0x3UL << UCPD_CR_CCENABLE_Pos) /*!< 0x00000C00 */
12756 #define UCPD_CR_CCENABLE UCPD_CR_CCENABLE_Msk /*!< */
12757 #define UCPD_CR_CCENABLE_0 (0x1UL << UCPD_CR_CCENABLE_Pos) /*!< 0x00000400 */
12758 #define UCPD_CR_CCENABLE_1 (0x2UL << UCPD_CR_CCENABLE_Pos) /*!< 0x00000800 */
12759 #define UCPD_CR_FRSRXEN_Pos (16U)
12760 #define UCPD_CR_FRSRXEN_Msk (0x1UL << UCPD_CR_FRSRXEN_Pos) /*!< 0x00010000 */
12761 #define UCPD_CR_FRSRXEN UCPD_CR_FRSRXEN_Msk /*!< Enable FRS request detection function */
12762 #define UCPD_CR_FRSTX_Pos (17U)
12763 #define UCPD_CR_FRSTX_Msk (0x1UL << UCPD_CR_FRSTX_Pos) /*!< 0x00020000 */
12764 #define UCPD_CR_FRSTX UCPD_CR_FRSTX_Msk /*!< Signal Fast Role Swap request */
12765 #define UCPD_CR_RDCH_Pos (18U)
12766 #define UCPD_CR_RDCH_Msk (0x1UL << UCPD_CR_RDCH_Pos) /*!< 0x00040000 */
12767 #define UCPD_CR_RDCH UCPD_CR_RDCH_Msk /*!< */
12768 #define UCPD_CR_CC1TCDIS_Pos (20U)
12769 #define UCPD_CR_CC1TCDIS_Msk (0x1UL << UCPD_CR_CC1TCDIS_Pos) /*!< 0x00100000 */
12770 #define UCPD_CR_CC1TCDIS UCPD_CR_CC1TCDIS_Msk /*!< The bit allows the Type-C detector for CC0 to be disabled. */
12771 #define UCPD_CR_CC2TCDIS_Pos (21U)
12772 #define UCPD_CR_CC2TCDIS_Msk (0x1UL << UCPD_CR_CC2TCDIS_Pos) /*!< 0x00200000 */
12773 #define UCPD_CR_CC2TCDIS UCPD_CR_CC2TCDIS_Msk /*!< The bit allows the Type-C detector for CC2 to be disabled. */
12774
12775 /******************** Bits definition for UCPD_IMR register *******************/
12776 #define UCPD_IMR_TXISIE_Pos (0U)
12777 #define UCPD_IMR_TXISIE_Msk (0x1UL << UCPD_IMR_TXISIE_Pos) /*!< 0x00000001 */
12778 #define UCPD_IMR_TXISIE UCPD_IMR_TXISIE_Msk /*!< Enable TXIS interrupt */
12779 #define UCPD_IMR_TXMSGDISCIE_Pos (1U)
12780 #define UCPD_IMR_TXMSGDISCIE_Msk (0x1UL << UCPD_IMR_TXMSGDISCIE_Pos) /*!< 0x00000002 */
12781 #define UCPD_IMR_TXMSGDISCIE UCPD_IMR_TXMSGDISCIE_Msk /*!< Enable TXMSGDISC interrupt */
12782 #define UCPD_IMR_TXMSGSENTIE_Pos (2U)
12783 #define UCPD_IMR_TXMSGSENTIE_Msk (0x1UL << UCPD_IMR_TXMSGSENTIE_Pos) /*!< 0x00000004 */
12784 #define UCPD_IMR_TXMSGSENTIE UCPD_IMR_TXMSGSENTIE_Msk /*!< Enable TXMSGSENT interrupt */
12785 #define UCPD_IMR_TXMSGABTIE_Pos (3U)
12786 #define UCPD_IMR_TXMSGABTIE_Msk (0x1UL << UCPD_IMR_TXMSGABTIE_Pos) /*!< 0x00000008 */
12787 #define UCPD_IMR_TXMSGABTIE UCPD_IMR_TXMSGABTIE_Msk /*!< Enable TXMSGABT interrupt */
12788 #define UCPD_IMR_HRSTDISCIE_Pos (4U)
12789 #define UCPD_IMR_HRSTDISCIE_Msk (0x1UL << UCPD_IMR_HRSTDISCIE_Pos) /*!< 0x00000010 */
12790 #define UCPD_IMR_HRSTDISCIE UCPD_IMR_HRSTDISCIE_Msk /*!< Enable HRSTDISC interrupt */
12791 #define UCPD_IMR_HRSTSENTIE_Pos (5U)
12792 #define UCPD_IMR_HRSTSENTIE_Msk (0x1UL << UCPD_IMR_HRSTSENTIE_Pos) /*!< 0x00000020 */
12793 #define UCPD_IMR_HRSTSENTIE UCPD_IMR_HRSTSENTIE_Msk /*!< Enable HRSTSENT interrupt */
12794 #define UCPD_IMR_TXUNDIE_Pos (6U)
12795 #define UCPD_IMR_TXUNDIE_Msk (0x1UL << UCPD_IMR_TXUNDIE_Pos) /*!< 0x00000040 */
12796 #define UCPD_IMR_TXUNDIE UCPD_IMR_TXUNDIE_Msk /*!< Enable TXUND interrupt */
12797 #define UCPD_IMR_RXNEIE_Pos (8U)
12798 #define UCPD_IMR_RXNEIE_Msk (0x1UL << UCPD_IMR_RXNEIE_Pos) /*!< 0x00000100 */
12799 #define UCPD_IMR_RXNEIE UCPD_IMR_RXNEIE_Msk /*!< Enable RXNE interrupt */
12800 #define UCPD_IMR_RXORDDETIE_Pos (9U)
12801 #define UCPD_IMR_RXORDDETIE_Msk (0x1UL << UCPD_IMR_RXORDDETIE_Pos) /*!< 0x00000200 */
12802 #define UCPD_IMR_RXORDDETIE UCPD_IMR_RXORDDETIE_Msk /*!< Enable RXORDDET interrupt */
12803 #define UCPD_IMR_RXHRSTDETIE_Pos (10U)
12804 #define UCPD_IMR_RXHRSTDETIE_Msk (0x1UL << UCPD_IMR_RXHRSTDETIE_Pos) /*!< 0x00000400 */
12805 #define UCPD_IMR_RXHRSTDETIE UCPD_IMR_RXHRSTDETIE_Msk /*!< Enable RXHRSTDET interrupt */
12806 #define UCPD_IMR_RXOVRIE_Pos (11U)
12807 #define UCPD_IMR_RXOVRIE_Msk (0x1UL << UCPD_IMR_RXOVRIE_Pos) /*!< 0x00000800 */
12808 #define UCPD_IMR_RXOVRIE UCPD_IMR_RXOVRIE_Msk /*!< Enable RXOVR interrupt */
12809 #define UCPD_IMR_RXMSGENDIE_Pos (12U)
12810 #define UCPD_IMR_RXMSGENDIE_Msk (0x1UL << UCPD_IMR_RXMSGENDIE_Pos) /*!< 0x00001000 */
12811 #define UCPD_IMR_RXMSGENDIE UCPD_IMR_RXMSGENDIE_Msk /*!< Enable RXMSGEND interrupt */
12812 #define UCPD_IMR_TYPECEVT1IE_Pos (14U)
12813 #define UCPD_IMR_TYPECEVT1IE_Msk (0x1UL << UCPD_IMR_TYPECEVT1IE_Pos) /*!< 0x00004000 */
12814 #define UCPD_IMR_TYPECEVT1IE UCPD_IMR_TYPECEVT1IE_Msk /*!< Enable TYPECEVT1IE interrupt */
12815 #define UCPD_IMR_TYPECEVT2IE_Pos (15U)
12816 #define UCPD_IMR_TYPECEVT2IE_Msk (0x1UL << UCPD_IMR_TYPECEVT2IE_Pos) /*!< 0x00008000 */
12817 #define UCPD_IMR_TYPECEVT2IE UCPD_IMR_TYPECEVT2IE_Msk /*!< Enable TYPECEVT2IE interrupt */
12818 #define UCPD_IMR_FRSEVTIE_Pos (20U)
12819 #define UCPD_IMR_FRSEVTIE_Msk (0x1UL << UCPD_IMR_FRSEVTIE_Pos) /*!< 0x00100000 */
12820 #define UCPD_IMR_FRSEVTIE UCPD_IMR_FRSEVTIE_Msk /*!< Fast Role Swap interrupt */
12821
12822 /******************** Bits definition for UCPD_SR register ********************/
12823 #define UCPD_SR_TXIS_Pos (0U)
12824 #define UCPD_SR_TXIS_Msk (0x1UL << UCPD_SR_TXIS_Pos) /*!< 0x00000001 */
12825 #define UCPD_SR_TXIS UCPD_SR_TXIS_Msk /*!< Transmit interrupt status */
12826 #define UCPD_SR_TXMSGDISC_Pos (1U)
12827 #define UCPD_SR_TXMSGDISC_Msk (0x1UL << UCPD_SR_TXMSGDISC_Pos) /*!< 0x00000002 */
12828 #define UCPD_SR_TXMSGDISC UCPD_SR_TXMSGDISC_Msk /*!< Transmit message discarded interrupt */
12829 #define UCPD_SR_TXMSGSENT_Pos (2U)
12830 #define UCPD_SR_TXMSGSENT_Msk (0x1UL << UCPD_SR_TXMSGSENT_Pos) /*!< 0x00000004 */
12831 #define UCPD_SR_TXMSGSENT UCPD_SR_TXMSGSENT_Msk /*!< Transmit message sent interrupt */
12832 #define UCPD_SR_TXMSGABT_Pos (3U)
12833 #define UCPD_SR_TXMSGABT_Msk (0x1UL << UCPD_SR_TXMSGABT_Pos) /*!< 0x00000008 */
12834 #define UCPD_SR_TXMSGABT UCPD_SR_TXMSGABT_Msk /*!< Transmit message abort interrupt */
12835 #define UCPD_SR_HRSTDISC_Pos (4U)
12836 #define UCPD_SR_HRSTDISC_Msk (0x1UL << UCPD_SR_HRSTDISC_Pos) /*!< 0x00000010 */
12837 #define UCPD_SR_HRSTDISC UCPD_SR_HRSTDISC_Msk /*!< HRST discarded interrupt */
12838 #define UCPD_SR_HRSTSENT_Pos (5U)
12839 #define UCPD_SR_HRSTSENT_Msk (0x1UL << UCPD_SR_HRSTSENT_Pos) /*!< 0x00000020 */
12840 #define UCPD_SR_HRSTSENT UCPD_SR_HRSTSENT_Msk /*!< HRST sent interrupt */
12841 #define UCPD_SR_TXUND_Pos (6U)
12842 #define UCPD_SR_TXUND_Msk (0x1UL << UCPD_SR_TXUND_Pos) /*!< 0x00000040 */
12843 #define UCPD_SR_TXUND UCPD_SR_TXUND_Msk /*!< Tx data underrun condition interrupt */
12844 #define UCPD_SR_RXNE_Pos (8U)
12845 #define UCPD_SR_RXNE_Msk (0x1UL << UCPD_SR_RXNE_Pos) /*!< 0x00000100 */
12846 #define UCPD_SR_RXNE UCPD_SR_RXNE_Msk /*!< Receive data register not empty interrupt */
12847 #define UCPD_SR_RXORDDET_Pos (9U)
12848 #define UCPD_SR_RXORDDET_Msk (0x1UL << UCPD_SR_RXORDDET_Pos) /*!< 0x00000200 */
12849 #define UCPD_SR_RXORDDET UCPD_SR_RXORDDET_Msk /*!< Rx ordered set (4 K-codes) detected interrupt */
12850 #define UCPD_SR_RXHRSTDET_Pos (10U)
12851 #define UCPD_SR_RXHRSTDET_Msk (0x1UL << UCPD_SR_RXHRSTDET_Pos) /*!< 0x00000400 */
12852 #define UCPD_SR_RXHRSTDET UCPD_SR_RXHRSTDET_Msk /*!< Rx Hard Reset detect interrupt */
12853 #define UCPD_SR_RXOVR_Pos (11U)
12854 #define UCPD_SR_RXOVR_Msk (0x1UL << UCPD_SR_RXOVR_Pos) /*!< 0x00000800 */
12855 #define UCPD_SR_RXOVR UCPD_SR_RXOVR_Msk /*!< Rx data overflow interrupt */
12856 #define UCPD_SR_RXMSGEND_Pos (12U)
12857 #define UCPD_SR_RXMSGEND_Msk (0x1UL << UCPD_SR_RXMSGEND_Pos) /*!< 0x00001000 */
12858 #define UCPD_SR_RXMSGEND UCPD_SR_RXMSGEND_Msk /*!< Rx message received */
12859 #define UCPD_SR_RXERR_Pos (13U)
12860 #define UCPD_SR_RXERR_Msk (0x1UL << UCPD_SR_RXERR_Pos) /*!< 0x00002000 */
12861 #define UCPD_SR_RXERR UCPD_SR_RXERR_Msk /*!< RX Error */
12862 #define UCPD_SR_TYPECEVT1_Pos (14U)
12863 #define UCPD_SR_TYPECEVT1_Msk (0x1UL << UCPD_SR_TYPECEVT1_Pos) /*!< 0x00004000 */
12864 #define UCPD_SR_TYPECEVT1 UCPD_SR_TYPECEVT1_Msk /*!< Type C voltage level event on CC1 */
12865 #define UCPD_SR_TYPECEVT2_Pos (15U)
12866 #define UCPD_SR_TYPECEVT2_Msk (0x1UL << UCPD_SR_TYPECEVT2_Pos) /*!< 0x00008000 */
12867 #define UCPD_SR_TYPECEVT2 UCPD_SR_TYPECEVT2_Msk /*!< Type C voltage level event on CC2 */
12868 #define UCPD_SR_TYPEC_VSTATE_CC1_Pos (16U)
12869 #define UCPD_SR_TYPEC_VSTATE_CC1_Msk (0x3UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos)/*!< 0x00030000 */
12870 #define UCPD_SR_TYPEC_VSTATE_CC1 UCPD_SR_TYPEC_VSTATE_CC1_Msk /*!< Status of DC level on CC1 pin */
12871 #define UCPD_SR_TYPEC_VSTATE_CC1_0 (0x1UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos)/*!< 0x00010000 */
12872 #define UCPD_SR_TYPEC_VSTATE_CC1_1 (0x2UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos)/*!< 0x00020000 */
12873 #define UCPD_SR_TYPEC_VSTATE_CC2_Pos (18U)
12874 #define UCPD_SR_TYPEC_VSTATE_CC2_Msk (0x3UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos)/*!< 0x000C0000 */
12875 #define UCPD_SR_TYPEC_VSTATE_CC2 UCPD_SR_TYPEC_VSTATE_CC2_Msk /*!<Status of DC level on CC2 pin */
12876 #define UCPD_SR_TYPEC_VSTATE_CC2_0 (0x1UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos)/*!< 0x00040000 */
12877 #define UCPD_SR_TYPEC_VSTATE_CC2_1 (0x2UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos)/*!< 0x00080000 */
12878 #define UCPD_SR_FRSEVT_Pos (20U)
12879 #define UCPD_SR_FRSEVT_Msk (0x1UL << UCPD_SR_FRSEVT_Pos) /*!< 0x00100000 */
12880 #define UCPD_SR_FRSEVT UCPD_SR_FRSEVT_Msk /*!< Fast Role Swap detection event */
12881
12882 /******************** Bits definition for UCPD_ICR register *******************/
12883 #define UCPD_ICR_TXMSGDISCCF_Pos (1U)
12884 #define UCPD_ICR_TXMSGDISCCF_Msk (0x1UL << UCPD_ICR_TXMSGDISCCF_Pos) /*!< 0x00000002 */
12885 #define UCPD_ICR_TXMSGDISCCF UCPD_ICR_TXMSGDISCCF_Msk /*!< Tx message discarded flag (TXMSGDISC) clear */
12886 #define UCPD_ICR_TXMSGSENTCF_Pos (2U)
12887 #define UCPD_ICR_TXMSGSENTCF_Msk (0x1UL << UCPD_ICR_TXMSGSENTCF_Pos) /*!< 0x00000004 */
12888 #define UCPD_ICR_TXMSGSENTCF UCPD_ICR_TXMSGSENTCF_Msk /*!< Tx message sent flag (TXMSGSENT) clear */
12889 #define UCPD_ICR_TXMSGABTCF_Pos (3U)
12890 #define UCPD_ICR_TXMSGABTCF_Msk (0x1UL << UCPD_ICR_TXMSGABTCF_Pos) /*!< 0x00000008 */
12891 #define UCPD_ICR_TXMSGABTCF UCPD_ICR_TXMSGABTCF_Msk /*!< Tx message abort flag (TXMSGABT) clear */
12892 #define UCPD_ICR_HRSTDISCCF_Pos (4U)
12893 #define UCPD_ICR_HRSTDISCCF_Msk (0x1UL << UCPD_ICR_HRSTDISCCF_Pos) /*!< 0x00000010 */
12894 #define UCPD_ICR_HRSTDISCCF UCPD_ICR_HRSTDISCCF_Msk /*!< Hard reset discarded flag (HRSTDISC) clear */
12895 #define UCPD_ICR_HRSTSENTCF_Pos (5U)
12896 #define UCPD_ICR_HRSTSENTCF_Msk (0x1UL << UCPD_ICR_HRSTSENTCF_Pos) /*!< 0x00000020 */
12897 #define UCPD_ICR_HRSTSENTCF UCPD_ICR_HRSTSENTCF_Msk /*!< Hard reset sent flag (HRSTSENT) clear */
12898 #define UCPD_ICR_TXUNDCF_Pos (6U)
12899 #define UCPD_ICR_TXUNDCF_Msk (0x1UL << UCPD_ICR_TXUNDCF_Pos) /*!< 0x00000040 */
12900 #define UCPD_ICR_TXUNDCF UCPD_ICR_TXUNDCF_Msk /*!< Tx underflow flag (TXUND) clear */
12901 #define UCPD_ICR_RXORDDETCF_Pos (9U)
12902 #define UCPD_ICR_RXORDDETCF_Msk (0x1UL << UCPD_ICR_RXORDDETCF_Pos) /*!< 0x00000200 */
12903 #define UCPD_ICR_RXORDDETCF UCPD_ICR_RXORDDETCF_Msk /*!< Rx ordered set detect flag (RXORDDET) clear */
12904 #define UCPD_ICR_RXHRSTDETCF_Pos (10U)
12905 #define UCPD_ICR_RXHRSTDETCF_Msk (0x1UL << UCPD_ICR_RXHRSTDETCF_Pos) /*!< 0x00000400 */
12906 #define UCPD_ICR_RXHRSTDETCF UCPD_ICR_RXHRSTDETCF_Msk /*!< Rx Hard Reset detected flag (RXHRSTDET) clear */
12907 #define UCPD_ICR_RXOVRCF_Pos (11U)
12908 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
12909 #define UCPD_ICR_RXOVRCF UCPD_ICR_RXOVRCF_Msk /*!< Rx overflow flag (RXOVR) clear */
12910 #define UCPD_ICR_RXMSGENDCF_Pos (12U)
12911 #define UCPD_ICR_RXMSGENDCF_Msk (0x1UL << UCPD_ICR_RXMSGENDCF_Pos) /*!< 0x00001000 */
12912 #define UCPD_ICR_RXMSGENDCF UCPD_ICR_RXMSGENDCF_Msk /*!< Rx message received flag (RXMSGEND) clear */
12913 #define UCPD_ICR_TYPECEVT1CF_Pos (14U)
12914 #define UCPD_ICR_TYPECEVT1CF_Msk (0x1UL << UCPD_ICR_TYPECEVT1CF_Pos) /*!< 0x00004000 */
12915 #define UCPD_ICR_TYPECEVT1CF UCPD_ICR_TYPECEVT1CF_Msk /*!< TypeC event (CC1) flag (TYPECEVT1) clear */
12916 #define UCPD_ICR_TYPECEVT2CF_Pos (15U)
12917 #define UCPD_ICR_TYPECEVT2CF_Msk (0x1UL << UCPD_ICR_TYPECEVT2CF_Pos) /*!< 0x00008000 */
12918 #define UCPD_ICR_TYPECEVT2CF UCPD_ICR_TYPECEVT2CF_Msk /*!< TypeC event (CC2) flag (TYPECEVT2) clear */
12919 #define UCPD_ICR_FRSEVTCF_Pos (20U)
12920 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
12921 #define UCPD_ICR_FRSEVTCF UCPD_ICR_FRSEVTCF_Msk /*!< Fast Role Swap event flag clear */
12922
12923 /******************** Bits definition for UCPD_TXORDSET register **************/
12924 #define UCPD_TX_ORDSET_TXORDSET_Pos (0U)
12925 #define UCPD_TX_ORDSET_TXORDSET_Msk (0xFFFFFUL << UCPD_TX_ORDSET_TXORDSET_Pos)/*!< 0x000FFFFF */
12926 #define UCPD_TX_ORDSET_TXORDSET UCPD_TX_ORDSET_TXORDSET_Msk /*!< Tx Ordered Set */
12927
12928 /******************** Bits definition for UCPD_TXPAYSZ register ****************/
12929 #define UCPD_TX_PAYSZ_TXPAYSZ_Pos (0U)
12930 #define UCPD_TX_PAYSZ_TXPAYSZ_Msk (0x3FFUL << UCPD_TX_PAYSZ_TXPAYSZ_Pos)/*!< 0x000003FF */
12931 #define UCPD_TX_PAYSZ_TXPAYSZ UCPD_TX_PAYSZ_TXPAYSZ_Msk /*!< Tx payload size in bytes */
12932
12933 /******************** Bits definition for UCPD_TXDR register *******************/
12934 #define UCPD_TXDR_TXDATA_Pos (0U)
12935 #define UCPD_TXDR_TXDATA_Msk (0xFFUL << UCPD_TXDR_TXDATA_Pos) /*!< 0x000000FF */
12936 #define UCPD_TXDR_TXDATA UCPD_TXDR_TXDATA_Msk /*!< Tx Data Register */
12937
12938 /******************** Bits definition for UCPD_RXORDSET register **************/
12939 #define UCPD_RX_ORDSET_RXORDSET_Pos (0U)
12940 #define UCPD_RX_ORDSET_RXORDSET_Msk (0x7UL << UCPD_RX_ORDSET_RXORDSET_Pos) /*!< 0x00000007 */
12941 #define UCPD_RX_ORDSET_RXORDSET UCPD_RX_ORDSET_RXORDSET_Msk /*!< Rx Ordered Set Code detected */
12942 #define UCPD_RX_ORDSET_RXORDSET_0 (0x1UL << UCPD_RX_ORDSET_RXORDSET_Pos) /*!< 0x00000001 */
12943 #define UCPD_RX_ORDSET_RXORDSET_1 (0x2UL << UCPD_RX_ORDSET_RXORDSET_Pos) /*!< 0x00000002 */
12944 #define UCPD_RX_ORDSET_RXORDSET_2 (0x4UL << UCPD_RX_ORDSET_RXORDSET_Pos) /*!< 0x00000004 */
12945 #define UCPD_RX_ORDSET_RXSOP3OF4_Pos (3U)
12946 #define UCPD_RX_ORDSET_RXSOP3OF4_Msk (0x1UL << UCPD_RX_ORDSET_RXSOP3OF4_Pos)/*!< 0x00000008 */
12947 #define UCPD_RX_ORDSET_RXSOP3OF4 UCPD_RX_ORDSET_RXSOP3OF4_Msk /*!< Rx Ordered Set Debug indication */
12948 #define UCPD_RX_ORDSET_RXSOPKINVALID_Pos (4U)
12949 #define UCPD_RX_ORDSET_RXSOPKINVALID_Msk (0x7UL << UCPD_RX_ORDSET_RXSOPKINVALID_Pos)/*!< 0x00000070 */
12950 #define UCPD_RX_ORDSET_RXSOPKINVALID UCPD_RX_ORDSET_RXSOPKINVALID_Msk /*!< Rx Ordered Set corrupted K-Codes (Debug) */
12951
12952 /******************** Bits definition for UCPD_RXPAYSZ register ****************/
12953 #define UCPD_RX_PAYSZ_RXPAYSZ_Pos (0U)
12954 #define UCPD_RX_PAYSZ_RXPAYSZ_Msk (0x3FFUL << UCPD_RX_PAYSZ_RXPAYSZ_Pos)/*!< 0x000003FF */
12955 #define UCPD_RX_PAYSZ_RXPAYSZ UCPD_RX_PAYSZ_RXPAYSZ_Msk /*!< Rx payload size in bytes */
12956
12957 /******************** Bits definition for UCPD_RXDR register *******************/
12958 #define UCPD_RXDR_RXDATA_Pos (0U)
12959 #define UCPD_RXDR_RXDATA_Msk (0xFFUL << UCPD_RXDR_RXDATA_Pos) /*!< 0x000000FF */
12960 #define UCPD_RXDR_RXDATA UCPD_RXDR_RXDATA_Msk /*!< 8-bit receive data */
12961
12962 /******************** Bits definition for UCPD_RXORDEXT1 register **************/
12963 #define UCPD_RX_ORDEXT1_RXSOPX1_Pos (0U)
12964 #define UCPD_RX_ORDEXT1_RXSOPX1_Msk (0xFFFFFUL << UCPD_RX_ORDEXT1_RXSOPX1_Pos)/*!< 0x000FFFFF */
12965 #define UCPD_RX_ORDEXT1_RXSOPX1 UCPD_RX_ORDEXT1_RXSOPX1_Msk /*!< RX Ordered Set Extension Register 1 */
12966
12967 /******************** Bits definition for UCPD_RXORDEXT2 register **************/
12968 #define UCPD_RX_ORDEXT2_RXSOPX2_Pos (0U)
12969 #define UCPD_RX_ORDEXT2_RXSOPX2_Msk (0xFFFFFUL << UCPD_RX_ORDEXT2_RXSOPX2_Pos)/*!< 0x000FFFFF */
12970 #define UCPD_RX_ORDEXT2_RXSOPX2 UCPD_RX_ORDEXT2_RXSOPX2_Msk /*!< RX Ordered Set Extension Register 1 */
12971
12972 /******************************************************************************/
12973 /* */
12974 /* Window WATCHDOG */
12975 /* */
12976 /******************************************************************************/
12977 /******************* Bit definition for WWDG_CR register ********************/
12978 #define WWDG_CR_T_Pos (0U)
12979 #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */
12980 #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
12981 #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x00000001 */
12982 #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x00000002 */
12983 #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x00000004 */
12984 #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x00000008 */
12985 #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x00000010 */
12986 #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x00000020 */
12987 #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x00000040 */
12988
12989 #define WWDG_CR_WDGA_Pos (7U)
12990 #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
12991 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */
12992
12993 /******************* Bit definition for WWDG_CFR register *******************/
12994 #define WWDG_CFR_W_Pos (0U)
12995 #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */
12996 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */
12997 #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x00000001 */
12998 #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x00000002 */
12999 #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x00000004 */
13000 #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x00000008 */
13001 #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x00000010 */
13002 #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x00000020 */
13003 #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x00000040 */
13004
13005 #define WWDG_CFR_WDGTB_Pos (11U)
13006 #define WWDG_CFR_WDGTB_Msk (0x7UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00003800 */
13007 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[2:0] bits (Timer Base) */
13008 #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000800 */
13009 #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00001000 */
13010 #define WWDG_CFR_WDGTB_2 (0x4UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00002000 */
13011
13012 #define WWDG_CFR_EWI_Pos (9U)
13013 #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
13014 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */
13015
13016 /******************* Bit definition for WWDG_SR register ********************/
13017 #define WWDG_SR_EWIF_Pos (0U)
13018 #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
13019 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */
13020
13021 /**
13022 * @}
13023 */
13024
13025 /**
13026 * @}
13027 */
13028
13029 /** @addtogroup Exported_macros
13030 * @{
13031 */
13032
13033 /******************************* ADC Instances ********************************/
13034
13035 #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
13036 ((INSTANCE) == ADC2))
13037
13038 #define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
13039
13040 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)
13041
13042
13043 /******************************** FDCAN Instances ******************************/
13044 #define IS_FDCAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == FDCAN1) || \
13045 ((INSTANCE) == FDCAN2))
13046
13047 #define IS_FDCAN_CONFIG_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN_CONFIG)
13048 /******************************** COMP Instances ******************************/
13049 #define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
13050 ((INSTANCE) == COMP2) || \
13051 ((INSTANCE) == COMP3) || \
13052 ((INSTANCE) == COMP4))
13053
13054 /******************************* CORDIC Instances *****************************/
13055 #define IS_CORDIC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)
13056
13057 /******************************* CRC Instances ********************************/
13058 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
13059
13060 /******************************* DAC Instances ********************************/
13061 #define IS_DAC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \
13062 ((INSTANCE) == DAC3))
13063
13064
13065 /******************************** DMA Instances *******************************/
13066 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
13067 ((INSTANCE) == DMA1_Channel2) || \
13068 ((INSTANCE) == DMA1_Channel3) || \
13069 ((INSTANCE) == DMA1_Channel4) || \
13070 ((INSTANCE) == DMA1_Channel5) || \
13071 ((INSTANCE) == DMA1_Channel6) || \
13072 ((INSTANCE) == DMA1_Channel7) || \
13073 ((INSTANCE) == DMA1_Channel8) || \
13074 ((INSTANCE) == DMA2_Channel1) || \
13075 ((INSTANCE) == DMA2_Channel2) || \
13076 ((INSTANCE) == DMA2_Channel3) || \
13077 ((INSTANCE) == DMA2_Channel4) || \
13078 ((INSTANCE) == DMA2_Channel5) || \
13079 ((INSTANCE) == DMA2_Channel6) || \
13080 ((INSTANCE) == DMA2_Channel7) || \
13081 ((INSTANCE) == DMA2_Channel8))
13082
13083 #define IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
13084 ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
13085 ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
13086 ((INSTANCE) == DMAMUX1_RequestGenerator3))
13087
13088 /******************************* FMAC Instances *******************************/
13089 #define IS_FMAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)
13090
13091 /******************************* GPIO Instances *******************************/
13092 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
13093 ((INSTANCE) == GPIOB) || \
13094 ((INSTANCE) == GPIOC) || \
13095 ((INSTANCE) == GPIOD) || \
13096 ((INSTANCE) == GPIOE) || \
13097 ((INSTANCE) == GPIOF) || \
13098 ((INSTANCE) == GPIOG))
13099
13100 /******************************* GPIO AF Instances ****************************/
13101 #define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
13102
13103 /**************************** GPIO Lock Instances *****************************/
13104 #define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
13105
13106 /******************************** I2C Instances *******************************/
13107 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
13108 ((INSTANCE) == I2C2) || \
13109 ((INSTANCE) == I2C3) || \
13110 ((INSTANCE) == I2C4))
13111
13112 /****************** I2C Instances : wakeup capability from stop modes *********/
13113 #define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)
13114
13115 /****************************** OPAMP Instances *******************************/
13116 #define IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \
13117 ((INSTANCE) == OPAMP2) || \
13118 ((INSTANCE) == OPAMP3))
13119
13120
13121 /******************************** PCD Instances *******************************/
13122 #define IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
13123
13124
13125 /******************************* RNG Instances ********************************/
13126 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
13127
13128 /****************************** RTC Instances *********************************/
13129 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
13130
13131 #define IS_TAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TAMP)
13132
13133 /****************************** SMBUS Instances *******************************/
13134 #define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
13135 ((INSTANCE) == I2C2) || \
13136 ((INSTANCE) == I2C3) || \
13137 ((INSTANCE) == I2C4))
13138
13139 /******************************** SAI Instances *******************************/
13140 #define IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || ((INSTANCE) == SAI1_Block_B))
13141
13142 /******************************** SPI Instances *******************************/
13143 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
13144 ((INSTANCE) == SPI2) || \
13145 ((INSTANCE) == SPI3) || \
13146 ((INSTANCE) == SPI4))
13147
13148 /******************************** I2S Instances *******************************/
13149 #define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI2) || \
13150 ((__INSTANCE__) == SPI3))
13151
13152 /****************** LPTIM Instances : All supported instances *****************/
13153 #define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
13154
13155 /****************** LPTIM Instances : supporting encoder interface **************/
13156 #define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
13157
13158 /****************** LPTIM Instances : All supported instances *****************/
13159 #define IS_LPTIM_ENCODER_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
13160
13161 /****************** TIM Instances : All supported instances *******************/
13162 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13163 ((INSTANCE) == TIM2) || \
13164 ((INSTANCE) == TIM3) || \
13165 ((INSTANCE) == TIM4) || \
13166 ((INSTANCE) == TIM5) || \
13167 ((INSTANCE) == TIM6) || \
13168 ((INSTANCE) == TIM7) || \
13169 ((INSTANCE) == TIM8) || \
13170 ((INSTANCE) == TIM15) || \
13171 ((INSTANCE) == TIM16) || \
13172 ((INSTANCE) == TIM17))
13173
13174 /****************** TIM Instances : supporting 32 bits counter ****************/
13175
13176 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
13177 ((INSTANCE) == TIM5))
13178
13179 /****************** TIM Instances : supporting the break function *************/
13180 #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13181 ((INSTANCE) == TIM8) || \
13182 ((INSTANCE) == TIM15) || \
13183 ((INSTANCE) == TIM16) || \
13184 ((INSTANCE) == TIM17))
13185
13186 /************** TIM Instances : supporting Break source selection *************/
13187 #define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13188 ((INSTANCE) == TIM8) || \
13189 ((INSTANCE) == TIM15) || \
13190 ((INSTANCE) == TIM16) || \
13191 ((INSTANCE) == TIM17))
13192
13193 /****************** TIM Instances : supporting 2 break inputs *****************/
13194 #define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13195 ((INSTANCE) == TIM8))
13196
13197 /************* TIM Instances : at least 1 capture/compare channel *************/
13198 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13199 ((INSTANCE) == TIM2) || \
13200 ((INSTANCE) == TIM3) || \
13201 ((INSTANCE) == TIM4) || \
13202 ((INSTANCE) == TIM5) || \
13203 ((INSTANCE) == TIM8) || \
13204 ((INSTANCE) == TIM15) || \
13205 ((INSTANCE) == TIM16) || \
13206 ((INSTANCE) == TIM17))
13207
13208 /************ TIM Instances : at least 2 capture/compare channels *************/
13209 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13210 ((INSTANCE) == TIM2) || \
13211 ((INSTANCE) == TIM3) || \
13212 ((INSTANCE) == TIM4) || \
13213 ((INSTANCE) == TIM5) || \
13214 ((INSTANCE) == TIM8) || \
13215 ((INSTANCE) == TIM15))
13216
13217 /************ TIM Instances : at least 3 capture/compare channels *************/
13218 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13219 ((INSTANCE) == TIM2) || \
13220 ((INSTANCE) == TIM3) || \
13221 ((INSTANCE) == TIM4) || \
13222 ((INSTANCE) == TIM5) || \
13223 ((INSTANCE) == TIM8))
13224
13225 /************ TIM Instances : at least 4 capture/compare channels *************/
13226 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13227 ((INSTANCE) == TIM2) || \
13228 ((INSTANCE) == TIM3) || \
13229 ((INSTANCE) == TIM4) || \
13230 ((INSTANCE) == TIM5) || \
13231 ((INSTANCE) == TIM8))
13232
13233 /****************** TIM Instances : at least 5 capture/compare channels *******/
13234 #define IS_TIM_CC5_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13235 ((INSTANCE) == TIM8))
13236
13237 /****************** TIM Instances : at least 6 capture/compare channels *******/
13238 #define IS_TIM_CC6_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13239 ((INSTANCE) == TIM8))
13240
13241 /************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
13242 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13243 ((INSTANCE) == TIM8) || \
13244 ((INSTANCE) == TIM15) || \
13245 ((INSTANCE) == TIM16) || \
13246 ((INSTANCE) == TIM17))
13247
13248 /****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
13249 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13250 ((INSTANCE) == TIM2) || \
13251 ((INSTANCE) == TIM3) || \
13252 ((INSTANCE) == TIM4) || \
13253 ((INSTANCE) == TIM5) || \
13254 ((INSTANCE) == TIM6) || \
13255 ((INSTANCE) == TIM7) || \
13256 ((INSTANCE) == TIM8) || \
13257 ((INSTANCE) == TIM15) || \
13258 ((INSTANCE) == TIM16) || \
13259 ((INSTANCE) == TIM17))
13260
13261 /************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
13262 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13263 ((INSTANCE) == TIM2) || \
13264 ((INSTANCE) == TIM3) || \
13265 ((INSTANCE) == TIM4) || \
13266 ((INSTANCE) == TIM5) || \
13267 ((INSTANCE) == TIM8) || \
13268 ((INSTANCE) == TIM15) || \
13269 ((INSTANCE) == TIM16) || \
13270 ((INSTANCE) == TIM17))
13271
13272 /******************** TIM Instances : DMA burst feature ***********************/
13273 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13274 ((INSTANCE) == TIM2) || \
13275 ((INSTANCE) == TIM3) || \
13276 ((INSTANCE) == TIM4) || \
13277 ((INSTANCE) == TIM5) || \
13278 ((INSTANCE) == TIM8) || \
13279 ((INSTANCE) == TIM15) || \
13280 ((INSTANCE) == TIM16) || \
13281 ((INSTANCE) == TIM17))
13282
13283 /******************* TIM Instances : output(s) available **********************/
13284 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
13285 ((((INSTANCE) == TIM1) && \
13286 (((CHANNEL) == TIM_CHANNEL_1) || \
13287 ((CHANNEL) == TIM_CHANNEL_2) || \
13288 ((CHANNEL) == TIM_CHANNEL_3) || \
13289 ((CHANNEL) == TIM_CHANNEL_4) || \
13290 ((CHANNEL) == TIM_CHANNEL_5) || \
13291 ((CHANNEL) == TIM_CHANNEL_6))) \
13292 || \
13293 (((INSTANCE) == TIM2) && \
13294 (((CHANNEL) == TIM_CHANNEL_1) || \
13295 ((CHANNEL) == TIM_CHANNEL_2) || \
13296 ((CHANNEL) == TIM_CHANNEL_3) || \
13297 ((CHANNEL) == TIM_CHANNEL_4))) \
13298 || \
13299 (((INSTANCE) == TIM3) && \
13300 (((CHANNEL) == TIM_CHANNEL_1) || \
13301 ((CHANNEL) == TIM_CHANNEL_2) || \
13302 ((CHANNEL) == TIM_CHANNEL_3) || \
13303 ((CHANNEL) == TIM_CHANNEL_4))) \
13304 || \
13305 (((INSTANCE) == TIM4) && \
13306 (((CHANNEL) == TIM_CHANNEL_1) || \
13307 ((CHANNEL) == TIM_CHANNEL_2) || \
13308 ((CHANNEL) == TIM_CHANNEL_3) || \
13309 ((CHANNEL) == TIM_CHANNEL_4))) \
13310 || \
13311 (((INSTANCE) == TIM5) && \
13312 (((CHANNEL) == TIM_CHANNEL_1) || \
13313 ((CHANNEL) == TIM_CHANNEL_2) || \
13314 ((CHANNEL) == TIM_CHANNEL_3) || \
13315 ((CHANNEL) == TIM_CHANNEL_4))) \
13316 || \
13317 (((INSTANCE) == TIM8) && \
13318 (((CHANNEL) == TIM_CHANNEL_1) || \
13319 ((CHANNEL) == TIM_CHANNEL_2) || \
13320 ((CHANNEL) == TIM_CHANNEL_3) || \
13321 ((CHANNEL) == TIM_CHANNEL_4) || \
13322 ((CHANNEL) == TIM_CHANNEL_5) || \
13323 ((CHANNEL) == TIM_CHANNEL_6))) \
13324 || \
13325 (((INSTANCE) == TIM15) && \
13326 (((CHANNEL) == TIM_CHANNEL_1) || \
13327 ((CHANNEL) == TIM_CHANNEL_2))) \
13328 || \
13329 (((INSTANCE) == TIM16) && \
13330 (((CHANNEL) == TIM_CHANNEL_1))) \
13331 || \
13332 (((INSTANCE) == TIM17) && \
13333 (((CHANNEL) == TIM_CHANNEL_1))))
13334
13335 /****************** TIM Instances : supporting complementary output(s) ********/
13336 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
13337 ((((INSTANCE) == TIM1) && \
13338 (((CHANNEL) == TIM_CHANNEL_1) || \
13339 ((CHANNEL) == TIM_CHANNEL_2) || \
13340 ((CHANNEL) == TIM_CHANNEL_3) || \
13341 ((CHANNEL) == TIM_CHANNEL_4))) \
13342 || \
13343 (((INSTANCE) == TIM8) && \
13344 (((CHANNEL) == TIM_CHANNEL_1) || \
13345 ((CHANNEL) == TIM_CHANNEL_2) || \
13346 ((CHANNEL) == TIM_CHANNEL_3) || \
13347 ((CHANNEL) == TIM_CHANNEL_4))) \
13348 || \
13349 (((INSTANCE) == TIM15) && \
13350 ((CHANNEL) == TIM_CHANNEL_1)) \
13351 || \
13352 (((INSTANCE) == TIM16) && \
13353 ((CHANNEL) == TIM_CHANNEL_1)) \
13354 || \
13355 (((INSTANCE) == TIM17) && \
13356 ((CHANNEL) == TIM_CHANNEL_1)))
13357
13358 /****************** TIM Instances : supporting clock division *****************/
13359 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13360 ((INSTANCE) == TIM2) || \
13361 ((INSTANCE) == TIM3) || \
13362 ((INSTANCE) == TIM4) || \
13363 ((INSTANCE) == TIM5) || \
13364 ((INSTANCE) == TIM8) || \
13365 ((INSTANCE) == TIM15) || \
13366 ((INSTANCE) == TIM16) || \
13367 ((INSTANCE) == TIM17))
13368
13369 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
13370 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13371 ((INSTANCE) == TIM2) || \
13372 ((INSTANCE) == TIM3) || \
13373 ((INSTANCE) == TIM4) || \
13374 ((INSTANCE) == TIM5) || \
13375 ((INSTANCE) == TIM8))
13376
13377 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
13378 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13379 ((INSTANCE) == TIM2) || \
13380 ((INSTANCE) == TIM3) || \
13381 ((INSTANCE) == TIM4) || \
13382 ((INSTANCE) == TIM5) || \
13383 ((INSTANCE) == TIM8))
13384
13385 /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
13386 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13387 ((INSTANCE) == TIM2) || \
13388 ((INSTANCE) == TIM3) || \
13389 ((INSTANCE) == TIM4) || \
13390 ((INSTANCE) == TIM5) || \
13391 ((INSTANCE) == TIM8) || \
13392 ((INSTANCE) == TIM15))
13393
13394 /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
13395 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13396 ((INSTANCE) == TIM2) || \
13397 ((INSTANCE) == TIM3) || \
13398 ((INSTANCE) == TIM4) || \
13399 ((INSTANCE) == TIM5) || \
13400 ((INSTANCE) == TIM8) || \
13401 ((INSTANCE) == TIM15))
13402
13403 /****************** TIM Instances : supporting combined 3-phase PWM mode ******/
13404 #define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13405 ((INSTANCE) == TIM8))
13406
13407 /****************** TIM Instances : supporting commutation event generation ***/
13408 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13409 ((INSTANCE) == TIM8) || \
13410 ((INSTANCE) == TIM15) || \
13411 ((INSTANCE) == TIM16) || \
13412 ((INSTANCE) == TIM17))
13413
13414 /****************** TIM Instances : supporting counting mode selection ********/
13415 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13416 ((INSTANCE) == TIM2) || \
13417 ((INSTANCE) == TIM3) || \
13418 ((INSTANCE) == TIM4) || \
13419 ((INSTANCE) == TIM5) || \
13420 ((INSTANCE) == TIM8))
13421
13422 /****************** TIM Instances : supporting encoder interface **************/
13423 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13424 ((INSTANCE) == TIM2) || \
13425 ((INSTANCE) == TIM3) || \
13426 ((INSTANCE) == TIM4) || \
13427 ((INSTANCE) == TIM5) || \
13428 ((INSTANCE) == TIM8))
13429
13430 /****************** TIM Instances : supporting Hall sensor interface **********/
13431 #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13432 ((INSTANCE) == TIM2) || \
13433 ((INSTANCE) == TIM3) || \
13434 ((INSTANCE) == TIM4) || \
13435 ((INSTANCE) == TIM5) || \
13436 ((INSTANCE) == TIM8) || \
13437 ((INSTANCE) == TIM15))
13438
13439 /**************** TIM Instances : external trigger input available ************/
13440 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13441 ((INSTANCE) == TIM2) || \
13442 ((INSTANCE) == TIM3) || \
13443 ((INSTANCE) == TIM4) || \
13444 ((INSTANCE) == TIM5) || \
13445 ((INSTANCE) == TIM8))
13446
13447 /************* TIM Instances : supporting ETR source selection ***************/
13448 #define IS_TIM_ETRSEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13449 ((INSTANCE) == TIM2) || \
13450 ((INSTANCE) == TIM3) || \
13451 ((INSTANCE) == TIM4) || \
13452 ((INSTANCE) == TIM5) || \
13453 ((INSTANCE) == TIM8))
13454
13455 /****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
13456 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13457 ((INSTANCE) == TIM2) || \
13458 ((INSTANCE) == TIM3) || \
13459 ((INSTANCE) == TIM4) || \
13460 ((INSTANCE) == TIM5) || \
13461 ((INSTANCE) == TIM6) || \
13462 ((INSTANCE) == TIM7) || \
13463 ((INSTANCE) == TIM8) || \
13464 ((INSTANCE) == TIM15))
13465
13466 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
13467 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13468 ((INSTANCE) == TIM2) || \
13469 ((INSTANCE) == TIM3) || \
13470 ((INSTANCE) == TIM4) || \
13471 ((INSTANCE) == TIM5) || \
13472 ((INSTANCE) == TIM8) || \
13473 ((INSTANCE) == TIM15))
13474
13475 /****************** TIM Instances : supporting OCxREF clear *******************/
13476 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13477 ((INSTANCE) == TIM2) || \
13478 ((INSTANCE) == TIM3) || \
13479 ((INSTANCE) == TIM4) || \
13480 ((INSTANCE) == TIM5) || \
13481 ((INSTANCE) == TIM8) || \
13482 ((INSTANCE) == TIM15) || \
13483 ((INSTANCE) == TIM16) || \
13484 ((INSTANCE) == TIM17))
13485
13486
13487 /****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
13488 #define IS_TIM_OCCS_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13489 ((INSTANCE) == TIM2) || \
13490 ((INSTANCE) == TIM3) || \
13491 ((INSTANCE) == TIM8) || \
13492 ((INSTANCE) == TIM15) || \
13493 ((INSTANCE) == TIM16) || \
13494 ((INSTANCE) == TIM17))
13495
13496 /****************** TIM Instances : remapping capability **********************/
13497 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13498 ((INSTANCE) == TIM2) || \
13499 ((INSTANCE) == TIM3) || \
13500 ((INSTANCE) == TIM4) || \
13501 ((INSTANCE) == TIM5) || \
13502 ((INSTANCE) == TIM8))
13503
13504 /****************** TIM Instances : supporting repetition counter *************/
13505 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13506 ((INSTANCE) == TIM8) || \
13507 ((INSTANCE) == TIM15) || \
13508 ((INSTANCE) == TIM16) || \
13509 ((INSTANCE) == TIM17))
13510
13511 /****************** TIM Instances : supporting synchronization ****************/
13512 #define IS_TIM_SYNCHRO_INSTANCE(INSTANCE) IS_TIM_MASTER_INSTANCE(INSTANCE)
13513
13514 /****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
13515 #define IS_TIM_TRGO2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13516 ((INSTANCE) == TIM8))
13517
13518 /******************* TIM Instances : Timer input XOR function *****************/
13519 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13520 ((INSTANCE) == TIM2) || \
13521 ((INSTANCE) == TIM3) || \
13522 ((INSTANCE) == TIM4) || \
13523 ((INSTANCE) == TIM5) || \
13524 ((INSTANCE) == TIM8) || \
13525 ((INSTANCE) == TIM15))
13526
13527 /******************* TIM Instances : Timer input selection ********************/
13528 #define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13529 ((INSTANCE) == TIM2) || \
13530 ((INSTANCE) == TIM3) || \
13531 ((INSTANCE) == TIM4) || \
13532 ((INSTANCE) == TIM5) || \
13533 ((INSTANCE) == TIM8) || \
13534 ((INSTANCE) == TIM15) || \
13535 ((INSTANCE) == TIM16) || \
13536 ((INSTANCE) == TIM17))
13537
13538
13539 /****************** TIM Instances : Advanced timer instances *******************/
13540 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
13541 ((INSTANCE) == TIM8))
13542
13543
13544 /****************** TIM Instances : supporting HSE/32 request instances *******************/
13545 #define IS_TIM_HSE32_INSTANCE(INSTANCE) (((INSTANCE) == TIM16) || \
13546 ((INSTANCE) == TIM17))
13547
13548
13549 /******************** USART Instances : Synchronous mode **********************/
13550 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13551 ((INSTANCE) == USART2) || \
13552 ((INSTANCE) == USART3))
13553
13554 /******************** UART Instances : Asynchronous mode **********************/
13555 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13556 ((INSTANCE) == USART2) || \
13557 ((INSTANCE) == USART3) || \
13558 ((INSTANCE) == UART4) || \
13559 ((INSTANCE) == UART5))
13560
13561 /*********************** UART Instances : FIFO mode ***************************/
13562 #define IS_UART_FIFO_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13563 ((INSTANCE) == USART2) || \
13564 ((INSTANCE) == USART3) || \
13565 ((INSTANCE) == UART4) || \
13566 ((INSTANCE) == UART5) || \
13567 ((INSTANCE) == LPUART1))
13568
13569 /*********************** UART Instances : SPI Slave mode **********************/
13570 #define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13571 ((INSTANCE) == USART2) || \
13572 ((INSTANCE) == USART3))
13573
13574 /****************** UART Instances : Auto Baud Rate detection ****************/
13575 #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13576 ((INSTANCE) == USART2) || \
13577 ((INSTANCE) == USART3) || \
13578 ((INSTANCE) == UART4) || \
13579 ((INSTANCE) == UART5))
13580
13581 /****************** UART Instances : Driver Enable *****************/
13582 #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13583 ((INSTANCE) == USART2) || \
13584 ((INSTANCE) == USART3) || \
13585 ((INSTANCE) == UART4) || \
13586 ((INSTANCE) == UART5) || \
13587 ((INSTANCE) == LPUART1))
13588
13589 /******************** UART Instances : Half-Duplex mode **********************/
13590 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13591 ((INSTANCE) == USART2) || \
13592 ((INSTANCE) == USART3) || \
13593 ((INSTANCE) == UART4) || \
13594 ((INSTANCE) == UART5) || \
13595 ((INSTANCE) == LPUART1))
13596
13597 /****************** UART Instances : Hardware Flow control ********************/
13598 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13599 ((INSTANCE) == USART2) || \
13600 ((INSTANCE) == USART3) || \
13601 ((INSTANCE) == UART4) || \
13602 ((INSTANCE) == UART5) || \
13603 ((INSTANCE) == LPUART1))
13604
13605 /******************** UART Instances : LIN mode **********************/
13606 #define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13607 ((INSTANCE) == USART2) || \
13608 ((INSTANCE) == USART3) || \
13609 ((INSTANCE) == UART4) || \
13610 ((INSTANCE) == UART5))
13611
13612 /******************** UART Instances : Wake-up from Stop mode **********************/
13613 #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13614 ((INSTANCE) == USART2) || \
13615 ((INSTANCE) == USART3) || \
13616 ((INSTANCE) == UART4) || \
13617 ((INSTANCE) == UART5) || \
13618 ((INSTANCE) == LPUART1))
13619
13620 /*********************** UART Instances : IRDA mode ***************************/
13621 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13622 ((INSTANCE) == USART2) || \
13623 ((INSTANCE) == USART3) || \
13624 ((INSTANCE) == UART4) || \
13625 ((INSTANCE) == UART5))
13626
13627 /********************* USART Instances : Smard card mode ***********************/
13628 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
13629 ((INSTANCE) == USART2) || \
13630 ((INSTANCE) == USART3))
13631
13632 /******************** LPUART Instance *****************************************/
13633 #define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)
13634
13635 /****************************** IWDG Instances ********************************/
13636 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
13637
13638 /****************************** WWDG Instances ********************************/
13639 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
13640
13641 /****************************** UCPD Instances ********************************/
13642 #define IS_UCPD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == UCPD1)
13643
13644 /******************************* USB Instances *******************************/
13645 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
13646
13647 /**
13648 * @}
13649 */
13650
13651
13652 /******************************************************************************/
13653 /* For a painless codes migration between the STM32G4xx device product */
13654 /* lines, the aliases defined below are put in place to overcome the */
13655 /* differences in the interrupt handlers and IRQn definitions. */
13656 /* No need to update developed interrupt code when moving across */
13657 /* product lines within the same STM32G4 Family */
13658 /******************************************************************************/
13659
13660 /* Aliases for __IRQn */
13661 #define TIM7_DAC_IRQn TIM7_IRQn
13662 #define COMP4_5_6_IRQn COMP4_IRQn
13663
13664 /* Aliases for __IRQHandler */
13665 #define TIM7_DAC_IRQHandler TIM7_IRQHandler
13666 #define COMP4_5_6_IRQHandler COMP4_IRQHandler
13667
13668 #ifdef __cplusplus
13669 }
13670 #endif /* __cplusplus */
13671
13672 #endif /* __STM32G471xx_H */
13673
13674 /**
13675 * @}
13676 */
13677
13678 /**
13679 * @}
13680 */
13681
13682 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/