[binutils, ARM, 8/16] BFL infrastructure with new global reloc R_ARM_THM_BF18
[binutils-gdb.git] / opcodes / ip2k-dis.c
blob3d3e8be412f533d610d22f83d0afc79cf7c98366
1 /* DO NOT EDIT! -*- buffer-read-only: t -*- vi:set ro: */
2 /* Disassembler interface for targets using CGEN. -*- C -*-
3 CGEN: Cpu tools GENerator
5 THIS FILE IS MACHINE GENERATED WITH CGEN.
6 - the resultant file is machine generated, cgen-dis.in isn't
8 Copyright (C) 1996-2019 Free Software Foundation, Inc.
10 This file is part of libopcodes.
12 This library is free software; you can redistribute it and/or modify
13 it under the terms of the GNU General Public License as published by
14 the Free Software Foundation; either version 3, or (at your option)
15 any later version.
17 It is distributed in the hope that it will be useful, but WITHOUT
18 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
19 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
20 License for more details.
22 You should have received a copy of the GNU General Public License
23 along with this program; if not, write to the Free Software Foundation, Inc.,
24 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
26 /* ??? Eventually more and more of this stuff can go to cpu-independent files.
27 Keep that in mind. */
29 #include "sysdep.h"
30 #include <stdio.h>
31 #include "ansidecl.h"
32 #include "disassemble.h"
33 #include "bfd.h"
34 #include "symcat.h"
35 #include "libiberty.h"
36 #include "ip2k-desc.h"
37 #include "ip2k-opc.h"
38 #include "opintl.h"
40 /* Default text to print if an instruction isn't recognized. */
41 #define UNKNOWN_INSN_MSG _("*unknown*")
43 static void print_normal
44 (CGEN_CPU_DESC, void *, long, unsigned int, bfd_vma, int);
45 static void print_address
46 (CGEN_CPU_DESC, void *, bfd_vma, unsigned int, bfd_vma, int) ATTRIBUTE_UNUSED;
47 static void print_keyword
48 (CGEN_CPU_DESC, void *, CGEN_KEYWORD *, long, unsigned int) ATTRIBUTE_UNUSED;
49 static void print_insn_normal
50 (CGEN_CPU_DESC, void *, const CGEN_INSN *, CGEN_FIELDS *, bfd_vma, int);
51 static int print_insn
52 (CGEN_CPU_DESC, bfd_vma, disassemble_info *, bfd_byte *, unsigned);
53 static int default_print_insn
54 (CGEN_CPU_DESC, bfd_vma, disassemble_info *) ATTRIBUTE_UNUSED;
55 static int read_insn
56 (CGEN_CPU_DESC, bfd_vma, disassemble_info *, bfd_byte *, int, CGEN_EXTRACT_INFO *,
57 unsigned long *);
59 /* -- disassembler routines inserted here. */
61 /* -- dis.c */
63 static void
64 print_fr (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
65 void * dis_info,
66 long value,
67 unsigned int attrs ATTRIBUTE_UNUSED,
68 bfd_vma pc ATTRIBUTE_UNUSED,
69 int length ATTRIBUTE_UNUSED)
71 disassemble_info *info = (disassemble_info *) dis_info;
72 const CGEN_KEYWORD_ENTRY *ke;
73 extern CGEN_KEYWORD ip2k_cgen_opval_register_names;
74 long offsettest;
75 long offsetvalue;
77 if (value == 0) /* This is (IP). */
79 (*info->fprintf_func) (info->stream, "%s", "(IP)");
80 return;
83 offsettest = value >> 7;
84 offsetvalue = value & 0x7F;
86 /* Check to see if first two bits are 10 -> (DP). */
87 if (offsettest == 2)
89 if (offsetvalue == 0)
90 (*info->fprintf_func) (info->stream, "%s","(DP)");
91 else
92 (*info->fprintf_func) (info->stream, "$%lx%s", offsetvalue, "(DP)");
93 return;
96 /* Check to see if first two bits are 11 -> (SP). */
97 if (offsettest == 3)
99 if (offsetvalue == 0)
100 (*info->fprintf_func) (info->stream, "%s", "(SP)");
101 else
102 (*info->fprintf_func) (info->stream, "$%lx%s", offsetvalue,"(SP)");
103 return;
106 /* Attempt to print as a register keyword. */
107 ke = cgen_keyword_lookup_value (& ip2k_cgen_opval_register_names, value);
109 if (ke != NULL)
110 (*info->fprintf_func) (info->stream, "%s", ke->name);
111 else
112 /* Print as an address literal. */
113 (*info->fprintf_func) (info->stream, "$%02lx", value);
116 static void
117 print_dollarhex (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
118 void * dis_info,
119 long value,
120 unsigned int attrs ATTRIBUTE_UNUSED,
121 bfd_vma pc ATTRIBUTE_UNUSED,
122 int length ATTRIBUTE_UNUSED)
124 disassemble_info *info = (disassemble_info *) dis_info;
126 (*info->fprintf_func) (info->stream, "$%lx", value);
129 static void
130 print_dollarhex8 (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
131 void * dis_info,
132 long value,
133 unsigned int attrs ATTRIBUTE_UNUSED,
134 bfd_vma pc ATTRIBUTE_UNUSED,
135 int length ATTRIBUTE_UNUSED)
137 disassemble_info *info = (disassemble_info *) dis_info;
139 (*info->fprintf_func) (info->stream, "$%02lx", value);
142 static void
143 print_dollarhex_addr16h (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
144 void * dis_info,
145 long value,
146 unsigned int attrs ATTRIBUTE_UNUSED,
147 bfd_vma pc ATTRIBUTE_UNUSED,
148 int length ATTRIBUTE_UNUSED)
150 disassemble_info *info = (disassemble_info *) dis_info;
152 /* This is a loadh instruction. Shift the value to the left
153 by 8 bits so that disassembled code will reassemble properly. */
154 value = ((value << 8) & 0xFF00);
156 (*info->fprintf_func) (info->stream, "$%04lx", value);
159 static void
160 print_dollarhex_addr16l (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
161 void * dis_info,
162 long value,
163 unsigned int attrs ATTRIBUTE_UNUSED,
164 bfd_vma pc ATTRIBUTE_UNUSED,
165 int length ATTRIBUTE_UNUSED)
167 disassemble_info *info = (disassemble_info *) dis_info;
169 (*info->fprintf_func) (info->stream, "$%04lx", value);
172 static void
173 print_dollarhex_p (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
174 void * dis_info,
175 long value,
176 unsigned int attrs ATTRIBUTE_UNUSED,
177 bfd_vma pc ATTRIBUTE_UNUSED,
178 int length ATTRIBUTE_UNUSED)
180 disassemble_info *info = (disassemble_info *) dis_info;
182 value = ((value << 14) & 0x1C000);
183 ;value = (value & 0x1FFFF);
184 (*info->fprintf_func) (info->stream, "$%05lx", value);
187 static void
188 print_dollarhex_cj (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
189 void * dis_info,
190 long value,
191 unsigned int attrs ATTRIBUTE_UNUSED,
192 bfd_vma pc ATTRIBUTE_UNUSED,
193 int length ATTRIBUTE_UNUSED)
195 disassemble_info *info = (disassemble_info *) dis_info;
197 value = ((value << 1) & 0x1FFFF);
198 (*info->fprintf_func) (info->stream, "$%05lx", value);
201 static void
202 print_decimal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
203 void * dis_info,
204 long value,
205 unsigned int attrs ATTRIBUTE_UNUSED,
206 bfd_vma pc ATTRIBUTE_UNUSED,
207 int length ATTRIBUTE_UNUSED)
209 disassemble_info *info = (disassemble_info *) dis_info;
211 (*info->fprintf_func) (info->stream, "%ld", value);
216 /* -- */
218 void ip2k_cgen_print_operand
219 (CGEN_CPU_DESC, int, PTR, CGEN_FIELDS *, void const *, bfd_vma, int);
221 /* Main entry point for printing operands.
222 XINFO is a `void *' and not a `disassemble_info *' to not put a requirement
223 of dis-asm.h on cgen.h.
225 This function is basically just a big switch statement. Earlier versions
226 used tables to look up the function to use, but
227 - if the table contains both assembler and disassembler functions then
228 the disassembler contains much of the assembler and vice-versa,
229 - there's a lot of inlining possibilities as things grow,
230 - using a switch statement avoids the function call overhead.
232 This function could be moved into `print_insn_normal', but keeping it
233 separate makes clear the interface between `print_insn_normal' and each of
234 the handlers. */
236 void
237 ip2k_cgen_print_operand (CGEN_CPU_DESC cd,
238 int opindex,
239 void * xinfo,
240 CGEN_FIELDS *fields,
241 void const *attrs ATTRIBUTE_UNUSED,
242 bfd_vma pc,
243 int length)
245 disassemble_info *info = (disassemble_info *) xinfo;
247 switch (opindex)
249 case IP2K_OPERAND_ADDR16CJP :
250 print_dollarhex_cj (cd, info, fields->f_addr16cjp, 0|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
251 break;
252 case IP2K_OPERAND_ADDR16H :
253 print_dollarhex_addr16h (cd, info, fields->f_imm8, 0, pc, length);
254 break;
255 case IP2K_OPERAND_ADDR16L :
256 print_dollarhex_addr16l (cd, info, fields->f_imm8, 0, pc, length);
257 break;
258 case IP2K_OPERAND_ADDR16P :
259 print_dollarhex_p (cd, info, fields->f_page3, 0, pc, length);
260 break;
261 case IP2K_OPERAND_BITNO :
262 print_decimal (cd, info, fields->f_bitno, 0, pc, length);
263 break;
264 case IP2K_OPERAND_CBIT :
265 print_normal (cd, info, 0, 0, pc, length);
266 break;
267 case IP2K_OPERAND_DCBIT :
268 print_normal (cd, info, 0, 0, pc, length);
269 break;
270 case IP2K_OPERAND_FR :
271 print_fr (cd, info, fields->f_reg, 0|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
272 break;
273 case IP2K_OPERAND_LIT8 :
274 print_dollarhex8 (cd, info, fields->f_imm8, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
275 break;
276 case IP2K_OPERAND_PABITS :
277 print_normal (cd, info, 0, 0, pc, length);
278 break;
279 case IP2K_OPERAND_RETI3 :
280 print_dollarhex (cd, info, fields->f_reti3, 0, pc, length);
281 break;
282 case IP2K_OPERAND_ZBIT :
283 print_normal (cd, info, 0, 0, pc, length);
284 break;
286 default :
287 /* xgettext:c-format */
288 opcodes_error_handler
289 (_("internal error: unrecognized field %d while printing insn"),
290 opindex);
291 abort ();
295 cgen_print_fn * const ip2k_cgen_print_handlers[] =
297 print_insn_normal,
301 void
302 ip2k_cgen_init_dis (CGEN_CPU_DESC cd)
304 ip2k_cgen_init_opcode_table (cd);
305 ip2k_cgen_init_ibld_table (cd);
306 cd->print_handlers = & ip2k_cgen_print_handlers[0];
307 cd->print_operand = ip2k_cgen_print_operand;
311 /* Default print handler. */
313 static void
314 print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
315 void *dis_info,
316 long value,
317 unsigned int attrs,
318 bfd_vma pc ATTRIBUTE_UNUSED,
319 int length ATTRIBUTE_UNUSED)
321 disassemble_info *info = (disassemble_info *) dis_info;
323 /* Print the operand as directed by the attributes. */
324 if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
325 ; /* nothing to do */
326 else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
327 (*info->fprintf_func) (info->stream, "%ld", value);
328 else
329 (*info->fprintf_func) (info->stream, "0x%lx", value);
332 /* Default address handler. */
334 static void
335 print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
336 void *dis_info,
337 bfd_vma value,
338 unsigned int attrs,
339 bfd_vma pc ATTRIBUTE_UNUSED,
340 int length ATTRIBUTE_UNUSED)
342 disassemble_info *info = (disassemble_info *) dis_info;
344 /* Print the operand as directed by the attributes. */
345 if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
346 ; /* Nothing to do. */
347 else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_PCREL_ADDR))
348 (*info->print_address_func) (value, info);
349 else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_ABS_ADDR))
350 (*info->print_address_func) (value, info);
351 else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
352 (*info->fprintf_func) (info->stream, "%ld", (long) value);
353 else
354 (*info->fprintf_func) (info->stream, "0x%lx", (long) value);
357 /* Keyword print handler. */
359 static void
360 print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
361 void *dis_info,
362 CGEN_KEYWORD *keyword_table,
363 long value,
364 unsigned int attrs ATTRIBUTE_UNUSED)
366 disassemble_info *info = (disassemble_info *) dis_info;
367 const CGEN_KEYWORD_ENTRY *ke;
369 ke = cgen_keyword_lookup_value (keyword_table, value);
370 if (ke != NULL)
371 (*info->fprintf_func) (info->stream, "%s", ke->name);
372 else
373 (*info->fprintf_func) (info->stream, "???");
376 /* Default insn printer.
378 DIS_INFO is defined as `void *' so the disassembler needn't know anything
379 about disassemble_info. */
381 static void
382 print_insn_normal (CGEN_CPU_DESC cd,
383 void *dis_info,
384 const CGEN_INSN *insn,
385 CGEN_FIELDS *fields,
386 bfd_vma pc,
387 int length)
389 const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
390 disassemble_info *info = (disassemble_info *) dis_info;
391 const CGEN_SYNTAX_CHAR_TYPE *syn;
393 CGEN_INIT_PRINT (cd);
395 for (syn = CGEN_SYNTAX_STRING (syntax); *syn; ++syn)
397 if (CGEN_SYNTAX_MNEMONIC_P (*syn))
399 (*info->fprintf_func) (info->stream, "%s", CGEN_INSN_MNEMONIC (insn));
400 continue;
402 if (CGEN_SYNTAX_CHAR_P (*syn))
404 (*info->fprintf_func) (info->stream, "%c", CGEN_SYNTAX_CHAR (*syn));
405 continue;
408 /* We have an operand. */
409 ip2k_cgen_print_operand (cd, CGEN_SYNTAX_FIELD (*syn), info,
410 fields, CGEN_INSN_ATTRS (insn), pc, length);
414 /* Subroutine of print_insn. Reads an insn into the given buffers and updates
415 the extract info.
416 Returns 0 if all is well, non-zero otherwise. */
418 static int
419 read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
420 bfd_vma pc,
421 disassemble_info *info,
422 bfd_byte *buf,
423 int buflen,
424 CGEN_EXTRACT_INFO *ex_info,
425 unsigned long *insn_value)
427 int status = (*info->read_memory_func) (pc, buf, buflen, info);
429 if (status != 0)
431 (*info->memory_error_func) (status, pc, info);
432 return -1;
435 ex_info->dis_info = info;
436 ex_info->valid = (1 << buflen) - 1;
437 ex_info->insn_bytes = buf;
439 *insn_value = bfd_get_bits (buf, buflen * 8, info->endian == BFD_ENDIAN_BIG);
440 return 0;
443 /* Utility to print an insn.
444 BUF is the base part of the insn, target byte order, BUFLEN bytes long.
445 The result is the size of the insn in bytes or zero for an unknown insn
446 or -1 if an error occurs fetching data (memory_error_func will have
447 been called). */
449 static int
450 print_insn (CGEN_CPU_DESC cd,
451 bfd_vma pc,
452 disassemble_info *info,
453 bfd_byte *buf,
454 unsigned int buflen)
456 CGEN_INSN_INT insn_value;
457 const CGEN_INSN_LIST *insn_list;
458 CGEN_EXTRACT_INFO ex_info;
459 int basesize;
461 /* Extract base part of instruction, just in case CGEN_DIS_* uses it. */
462 basesize = cd->base_insn_bitsize < buflen * 8 ?
463 cd->base_insn_bitsize : buflen * 8;
464 insn_value = cgen_get_insn_value (cd, buf, basesize);
467 /* Fill in ex_info fields like read_insn would. Don't actually call
468 read_insn, since the incoming buffer is already read (and possibly
469 modified a la m32r). */
470 ex_info.valid = (1 << buflen) - 1;
471 ex_info.dis_info = info;
472 ex_info.insn_bytes = buf;
474 /* The instructions are stored in hash lists.
475 Pick the first one and keep trying until we find the right one. */
477 insn_list = CGEN_DIS_LOOKUP_INSN (cd, (char *) buf, insn_value);
478 while (insn_list != NULL)
480 const CGEN_INSN *insn = insn_list->insn;
481 CGEN_FIELDS fields;
482 int length;
483 unsigned long insn_value_cropped;
485 #ifdef CGEN_VALIDATE_INSN_SUPPORTED
486 /* Not needed as insn shouldn't be in hash lists if not supported. */
487 /* Supported by this cpu? */
488 if (! ip2k_cgen_insn_supported (cd, insn))
490 insn_list = CGEN_DIS_NEXT_INSN (insn_list);
491 continue;
493 #endif
495 /* Basic bit mask must be correct. */
496 /* ??? May wish to allow target to defer this check until the extract
497 handler. */
499 /* Base size may exceed this instruction's size. Extract the
500 relevant part from the buffer. */
501 if ((unsigned) (CGEN_INSN_BITSIZE (insn) / 8) < buflen &&
502 (unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
503 insn_value_cropped = bfd_get_bits (buf, CGEN_INSN_BITSIZE (insn),
504 info->endian == BFD_ENDIAN_BIG);
505 else
506 insn_value_cropped = insn_value;
508 if ((insn_value_cropped & CGEN_INSN_BASE_MASK (insn))
509 == CGEN_INSN_BASE_VALUE (insn))
511 /* Printing is handled in two passes. The first pass parses the
512 machine insn and extracts the fields. The second pass prints
513 them. */
515 /* Make sure the entire insn is loaded into insn_value, if it
516 can fit. */
517 if (((unsigned) CGEN_INSN_BITSIZE (insn) > cd->base_insn_bitsize) &&
518 (unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
520 unsigned long full_insn_value;
521 int rc = read_insn (cd, pc, info, buf,
522 CGEN_INSN_BITSIZE (insn) / 8,
523 & ex_info, & full_insn_value);
524 if (rc != 0)
525 return rc;
526 length = CGEN_EXTRACT_FN (cd, insn)
527 (cd, insn, &ex_info, full_insn_value, &fields, pc);
529 else
530 length = CGEN_EXTRACT_FN (cd, insn)
531 (cd, insn, &ex_info, insn_value_cropped, &fields, pc);
533 /* Length < 0 -> error. */
534 if (length < 0)
535 return length;
536 if (length > 0)
538 CGEN_PRINT_FN (cd, insn) (cd, info, insn, &fields, pc, length);
539 /* Length is in bits, result is in bytes. */
540 return length / 8;
544 insn_list = CGEN_DIS_NEXT_INSN (insn_list);
547 return 0;
550 /* Default value for CGEN_PRINT_INSN.
551 The result is the size of the insn in bytes or zero for an unknown insn
552 or -1 if an error occured fetching bytes. */
554 #ifndef CGEN_PRINT_INSN
555 #define CGEN_PRINT_INSN default_print_insn
556 #endif
558 static int
559 default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)
561 bfd_byte buf[CGEN_MAX_INSN_SIZE];
562 int buflen;
563 int status;
565 /* Attempt to read the base part of the insn. */
566 buflen = cd->base_insn_bitsize / 8;
567 status = (*info->read_memory_func) (pc, buf, buflen, info);
569 /* Try again with the minimum part, if min < base. */
570 if (status != 0 && (cd->min_insn_bitsize < cd->base_insn_bitsize))
572 buflen = cd->min_insn_bitsize / 8;
573 status = (*info->read_memory_func) (pc, buf, buflen, info);
576 if (status != 0)
578 (*info->memory_error_func) (status, pc, info);
579 return -1;
582 return print_insn (cd, pc, info, buf, buflen);
585 /* Main entry point.
586 Print one instruction from PC on INFO->STREAM.
587 Return the size of the instruction (in bytes). */
589 typedef struct cpu_desc_list
591 struct cpu_desc_list *next;
592 CGEN_BITSET *isa;
593 int mach;
594 int endian;
595 CGEN_CPU_DESC cd;
596 } cpu_desc_list;
599 print_insn_ip2k (bfd_vma pc, disassemble_info *info)
601 static cpu_desc_list *cd_list = 0;
602 cpu_desc_list *cl = 0;
603 static CGEN_CPU_DESC cd = 0;
604 static CGEN_BITSET *prev_isa;
605 static int prev_mach;
606 static int prev_endian;
607 int length;
608 CGEN_BITSET *isa;
609 int mach;
610 int endian = (info->endian == BFD_ENDIAN_BIG
611 ? CGEN_ENDIAN_BIG
612 : CGEN_ENDIAN_LITTLE);
613 enum bfd_architecture arch;
615 /* ??? gdb will set mach but leave the architecture as "unknown" */
616 #ifndef CGEN_BFD_ARCH
617 #define CGEN_BFD_ARCH bfd_arch_ip2k
618 #endif
619 arch = info->arch;
620 if (arch == bfd_arch_unknown)
621 arch = CGEN_BFD_ARCH;
623 /* There's no standard way to compute the machine or isa number
624 so we leave it to the target. */
625 #ifdef CGEN_COMPUTE_MACH
626 mach = CGEN_COMPUTE_MACH (info);
627 #else
628 mach = info->mach;
629 #endif
631 #ifdef CGEN_COMPUTE_ISA
633 static CGEN_BITSET *permanent_isa;
635 if (!permanent_isa)
636 permanent_isa = cgen_bitset_create (MAX_ISAS);
637 isa = permanent_isa;
638 cgen_bitset_clear (isa);
639 cgen_bitset_add (isa, CGEN_COMPUTE_ISA (info));
641 #else
642 isa = info->insn_sets;
643 #endif
645 /* If we've switched cpu's, try to find a handle we've used before */
646 if (cd
647 && (cgen_bitset_compare (isa, prev_isa) != 0
648 || mach != prev_mach
649 || endian != prev_endian))
651 cd = 0;
652 for (cl = cd_list; cl; cl = cl->next)
654 if (cgen_bitset_compare (cl->isa, isa) == 0 &&
655 cl->mach == mach &&
656 cl->endian == endian)
658 cd = cl->cd;
659 prev_isa = cd->isas;
660 break;
665 /* If we haven't initialized yet, initialize the opcode table. */
666 if (! cd)
668 const bfd_arch_info_type *arch_type = bfd_lookup_arch (arch, mach);
669 const char *mach_name;
671 if (!arch_type)
672 abort ();
673 mach_name = arch_type->printable_name;
675 prev_isa = cgen_bitset_copy (isa);
676 prev_mach = mach;
677 prev_endian = endian;
678 cd = ip2k_cgen_cpu_open (CGEN_CPU_OPEN_ISAS, prev_isa,
679 CGEN_CPU_OPEN_BFDMACH, mach_name,
680 CGEN_CPU_OPEN_ENDIAN, prev_endian,
681 CGEN_CPU_OPEN_END);
682 if (!cd)
683 abort ();
685 /* Save this away for future reference. */
686 cl = xmalloc (sizeof (struct cpu_desc_list));
687 cl->cd = cd;
688 cl->isa = prev_isa;
689 cl->mach = mach;
690 cl->endian = endian;
691 cl->next = cd_list;
692 cd_list = cl;
694 ip2k_cgen_init_dis (cd);
697 /* We try to have as much common code as possible.
698 But at this point some targets need to take over. */
699 /* ??? Some targets may need a hook elsewhere. Try to avoid this,
700 but if not possible try to move this hook elsewhere rather than
701 have two hooks. */
702 length = CGEN_PRINT_INSN (cd, pc, info);
703 if (length > 0)
704 return length;
705 if (length < 0)
706 return -1;
708 (*info->fprintf_func) (info->stream, UNKNOWN_INSN_MSG);
709 return cd->default_insn_bitsize / 8;