repo.or.cz
/
binutils-gdb.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
RISC-V: Cleanup the imply code and test cases for vendor xsf extensions.
[binutils-gdb.git]
/
sim
/
testsuite
/
frv
/
fcbuelr.cgs
blob
e102ee31dec0a1472cde255acd43dced4a661beb
1
# frv testcase for fcbuelr $FCCi,$ccond,$hint
2
# mach: all
3
4
.include "testutils.inc"
5
6
start
7
8
.global fcbuelr
9
fcbuelr:
10
; ccond is true
11
set_spr_immed 128,lcr
12
set_spr_addr bad,lr
13
set_fcc 0x0 0
14
fcbuelr fcc0,0,0
15
16
set_spr_addr ok2,lr
17
set_fcc 0x1 1
18
fcbuelr fcc1,0,1
19
fail
20
ok2:
21
set_spr_addr bad,lr
22
set_fcc 0x2 2
23
fcbuelr fcc2,0,2
24
25
set_spr_addr ok4,lr
26
set_fcc 0x3 3
27
fcbuelr fcc3,0,3
28
fail
29
ok4:
30
set_spr_addr bad,lr
31
set_fcc 0x4 0
32
fcbuelr fcc0,0,0
33
34
set_spr_addr ok6,lr
35
set_fcc 0x5 1
36
fcbuelr fcc1,0,1
37
fail
38
ok6:
39
set_spr_addr bad,lr
40
set_fcc 0x6 2
41
fcbuelr fcc2,0,2
42
43
set_spr_addr ok8,lr
44
set_fcc 0x7 3
45
fcbuelr fcc3,0,3
46
fail
47
ok8:
48
set_spr_addr ok9,lr
49
set_fcc 0x8 0
50
fcbuelr fcc0,0,0
51
fail
52
ok9:
53
set_spr_addr oka,lr
54
set_fcc 0x9 1
55
fcbuelr fcc1,0,1
56
fail
57
oka:
58
set_spr_addr okb,lr
59
set_fcc 0xa 2
60
fcbuelr fcc2,0,2
61
fail
62
okb:
63
set_spr_addr okc,lr
64
set_fcc 0xb 3
65
fcbuelr fcc3,0,3
66
fail
67
okc:
68
set_spr_addr okd,lr
69
set_fcc 0xc 0
70
fcbuelr fcc0,0,0
71
fail
72
okd:
73
set_spr_addr oke,lr
74
set_fcc 0xd 1
75
fcbuelr fcc1,0,1
76
fail
77
oke:
78
set_spr_addr okf,lr
79
set_fcc 0xe 2
80
fcbuelr fcc2,0,2
81
fail
82
okf:
83
set_spr_addr okg,lr
84
set_fcc 0xf 3
85
fcbuelr fcc3,0,3
86
fail
87
okg:
88
89
; ccond is true
90
set_spr_immed 1,lcr
91
set_spr_addr bad,lr
92
set_fcc 0x0 0
93
fcbuelr fcc0,1,0
94
95
set_spr_immed 1,lcr
96
set_spr_addr oki,lr
97
set_fcc 0x1 1
98
fcbuelr fcc1,1,1
99
fail
100
oki:
101
set_spr_immed 1,lcr
102
set_spr_addr bad,lr
103
set_fcc 0x2 2
104
fcbuelr fcc2,1,2
105
106
set_spr_immed 1,lcr
107
set_spr_addr okk,lr
108
set_fcc 0x3 3
109
fcbuelr fcc3,1,3
110
fail
111
okk:
112
set_spr_immed 1,lcr
113
set_spr_addr bad,lr
114
set_fcc 0x4 0
115
fcbuelr fcc0,1,0
116
117
set_spr_immed 1,lcr
118
set_spr_addr okm,lr
119
set_fcc 0x5 1
120
fcbuelr fcc1,1,1
121
fail
122
okm:
123
set_spr_immed 1,lcr
124
set_spr_addr bad,lr
125
set_fcc 0x6 2
126
fcbuelr fcc2,1,2
127
128
set_spr_immed 1,lcr
129
set_spr_addr oko,lr
130
set_fcc 0x7 3
131
fcbuelr fcc3,1,3
132
fail
133
oko:
134
set_spr_immed 1,lcr
135
set_spr_addr okp,lr
136
set_fcc 0x8 0
137
fcbuelr fcc0,1,0
138
fail
139
okp:
140
set_spr_immed 1,lcr
141
set_spr_addr okq,lr
142
set_fcc 0x9 1
143
fcbuelr fcc1,1,1
144
fail
145
okq:
146
set_spr_immed 1,lcr
147
set_spr_addr okr,lr
148
set_fcc 0xa 2
149
fcbuelr fcc2,1,2
150
fail
151
okr:
152
set_spr_immed 1,lcr
153
set_spr_addr oks,lr
154
set_fcc 0xb 3
155
fcbuelr fcc3,1,3
156
fail
157
oks:
158
set_spr_immed 1,lcr
159
set_spr_addr okt,lr
160
set_fcc 0xc 0
161
fcbuelr fcc0,1,0
162
fail
163
okt:
164
set_spr_immed 1,lcr
165
set_spr_addr oku,lr
166
set_fcc 0xd 1
167
fcbuelr fcc1,1,1
168
fail
169
oku:
170
set_spr_immed 1,lcr
171
set_spr_addr okv,lr
172
set_fcc 0xe 2
173
fcbuelr fcc2,1,2
174
fail
175
okv:
176
set_spr_immed 1,lcr
177
set_spr_addr okw,lr
178
set_fcc 0xf 3
179
fcbuelr fcc3,1,3
180
fail
181
okw:
182
; ccond is false
183
set_spr_immed 128,lcr
184
185
set_fcc 0x0 0
186
fcbuelr fcc0,1,0
187
set_fcc 0x1 1
188
fcbuelr fcc1,1,1
189
set_fcc 0x2 2
190
fcbuelr fcc2,1,2
191
set_fcc 0x3 3
192
fcbuelr fcc3,1,3
193
set_fcc 0x4 0
194
fcbuelr fcc0,1,0
195
set_fcc 0x5 1
196
fcbuelr fcc1,1,1
197
set_fcc 0x6 2
198
fcbuelr fcc2,1,2
199
set_fcc 0x7 3
200
fcbuelr fcc3,1,3
201
set_fcc 0x8 0
202
fcbuelr fcc0,1,0
203
set_fcc 0x9 1
204
fcbuelr fcc1,1,1
205
set_fcc 0xa 2
206
fcbuelr fcc2,1,2
207
set_fcc 0xb 3
208
fcbuelr fcc3,1,3
209
set_fcc 0xc 0
210
fcbuelr fcc0,1,0
211
set_fcc 0xd 1
212
fcbuelr fcc1,1,1
213
set_fcc 0xe 2
214
fcbuelr fcc2,1,2
215
set_fcc 0xf 3
216
fcbuelr fcc3,1,3
217
218
; ccond is false
219
set_spr_immed 1,lcr
220
set_fcc 0x0 0
221
fcbuelr fcc0,0,0
222
set_spr_immed 1,lcr
223
set_fcc 0x1 1
224
fcbuelr fcc1,0,1
225
set_spr_immed 1,lcr
226
set_fcc 0x2 2
227
fcbuelr fcc2,0,2
228
set_spr_immed 1,lcr
229
set_fcc 0x3 3
230
fcbuelr fcc3,0,3
231
set_spr_immed 1,lcr
232
set_fcc 0x4 0
233
fcbuelr fcc0,0,0
234
set_spr_immed 1,lcr
235
set_fcc 0x5 1
236
fcbuelr fcc1,0,1
237
set_spr_immed 1,lcr
238
set_fcc 0x6 2
239
fcbuelr fcc2,0,2
240
set_spr_immed 1,lcr
241
set_fcc 0x7 3
242
fcbuelr fcc3,0,3
243
set_spr_immed 1,lcr
244
set_fcc 0x8 0
245
fcbuelr fcc0,0,0
246
set_spr_immed 1,lcr
247
set_fcc 0x9 1
248
fcbuelr fcc1,0,1
249
set_spr_immed 1,lcr
250
set_fcc 0xa 2
251
fcbuelr fcc2,0,2
252
set_spr_immed 1,lcr
253
set_fcc 0xb 3
254
fcbuelr fcc3,0,3
255
set_spr_immed 1,lcr
256
set_fcc 0xc 0
257
fcbuelr fcc0,0,0
258
set_spr_immed 1,lcr
259
set_fcc 0xd 1
260
fcbuelr fcc1,0,1
261
set_spr_immed 1,lcr
262
set_fcc 0xe 2
263
fcbuelr fcc2,0,2
264
set_spr_immed 1,lcr
265
set_fcc 0xf 3
266
fcbuelr fcc3,0,3
267
268
pass
269
bad:
270
fail