r105: This commit was manufactured by cvs2svn to create tag
[cinelerra_cv/mob.git] / hvirtual / mpeg2enc / mmx.h
blobe7f5b7ea7b3e1a7fcfd54dd51a0cf7ff5a1ad14b
1 /*
2 * mmx.h
3 * Copyright (C) 1997-1999 H. Dietz and R. Fisher
5 * This file is part of mpeg2dec, a free MPEG-2 video stream decoder.
7 * mpeg2dec is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
12 * mpeg2dec is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
23 * The type of an value that fits in an MMX register (note that long
24 * long constant values MUST be suffixed by LL and unsigned long long
25 * values by ULL, lest they be truncated by the compiler)
28 typedef union {
29 long long q; /* Quadword (64-bit) value */
30 unsigned long long uq; /* Unsigned Quadword */
31 int d[2]; /* 2 Doubleword (32-bit) values */
32 unsigned int ud[2]; /* 2 Unsigned Doubleword */
33 short w[4]; /* 4 Word (16-bit) values */
34 unsigned short uw[4]; /* 4 Unsigned Word */
35 char b[8]; /* 8 Byte (8-bit) values */
36 unsigned char ub[8]; /* 8 Unsigned Byte */
37 float s[2]; /* Single-precision (32-bit) value */
38 } ATTR_ALIGN(8) mmx_t; /* On an 8-byte (64-bit) boundary */
41 #define mmx_i2r(op,imm,reg) \
42 __asm__ __volatile__ (#op " %0, %%" #reg \
43 : /* nothing */ \
44 : "X" (imm) )
46 #define mmx_m2r(op,mem,reg) \
47 __asm__ __volatile__ (#op " %0, %%" #reg \
48 : /* nothing */ \
49 : "X" (mem))
51 #define mmx_r2m(op,reg,mem) \
52 __asm__ __volatile__ (#op " %%" #reg ", %0" \
53 : "=X" (mem) \
54 : /* nothing */ )
56 #define mmx_r2r(op,regs,regd) \
57 __asm__ __volatile__ (#op " %" #regs ", %" #regd)
60 #define emms() __asm__ __volatile__ ("emms")
61 #define femms() __asm__ __volatile__ ("femms")
63 #define movd_m2r(var,reg) mmx_m2r (movd, var, reg)
64 #define movd_r2m(reg,var) mmx_r2m (movd, reg, var)
65 #define movd_r2r(regs,regd) mmx_r2r (movd, regs, regd)
67 #define movq_m2r(var,reg) mmx_m2r (movq, var, reg)
68 #define movq_r2m(reg,var) mmx_r2m (movq, reg, var)
69 #define movq_r2r(regs,regd) mmx_r2r (movq, regs, regd)
71 #define packssdw_m2r(var,reg) mmx_m2r (packssdw, var, reg)
72 #define packssdw_r2r(regs,regd) mmx_r2r (packssdw, regs, regd)
73 #define packsswb_m2r(var,reg) mmx_m2r (packsswb, var, reg)
74 #define packsswb_r2r(regs,regd) mmx_r2r (packsswb, regs, regd)
76 #define packuswb_m2r(var,reg) mmx_m2r (packuswb, var, reg)
77 #define packuswb_r2r(regs,regd) mmx_r2r (packuswb, regs, regd)
79 #define paddb_m2r(var,reg) mmx_m2r (paddb, var, reg)
80 #define paddb_r2r(regs,regd) mmx_r2r (paddb, regs, regd)
81 #define paddd_m2r(var,reg) mmx_m2r (paddd, var, reg)
82 #define paddd_r2r(regs,regd) mmx_r2r (paddd, regs, regd)
83 #define paddw_m2r(var,reg) mmx_m2r (paddw, var, reg)
84 #define paddw_r2r(regs,regd) mmx_r2r (paddw, regs, regd)
86 #define paddsb_m2r(var,reg) mmx_m2r (paddsb, var, reg)
87 #define paddsb_r2r(regs,regd) mmx_r2r (paddsb, regs, regd)
88 #define paddsw_m2r(var,reg) mmx_m2r (paddsw, var, reg)
89 #define paddsw_r2r(regs,regd) mmx_r2r (paddsw, regs, regd)
91 #define paddusb_m2r(var,reg) mmx_m2r (paddusb, var, reg)
92 #define paddusb_r2r(regs,regd) mmx_r2r (paddusb, regs, regd)
93 #define paddusw_m2r(var,reg) mmx_m2r (paddusw, var, reg)
94 #define paddusw_r2r(regs,regd) mmx_r2r (paddusw, regs, regd)
96 #define pand_m2r(var,reg) mmx_m2r (pand, var, reg)
97 #define pand_r2r(regs,regd) mmx_r2r (pand, regs, regd)
99 #define pandn_m2r(var,reg) mmx_m2r (pandn, var, reg)
100 #define pandn_r2r(regs,regd) mmx_r2r (pandn, regs, regd)
102 #define pcmpeqb_m2r(var,reg) mmx_m2r (pcmpeqb, var, reg)
103 #define pcmpeqb_r2r(regs,regd) mmx_r2r (pcmpeqb, regs, regd)
104 #define pcmpeqd_m2r(var,reg) mmx_m2r (pcmpeqd, var, reg)
105 #define pcmpeqd_r2r(regs,regd) mmx_r2r (pcmpeqd, regs, regd)
106 #define pcmpeqw_m2r(var,reg) mmx_m2r (pcmpeqw, var, reg)
107 #define pcmpeqw_r2r(regs,regd) mmx_r2r (pcmpeqw, regs, regd)
109 #define pcmpgtb_m2r(var,reg) mmx_m2r (pcmpgtb, var, reg)
110 #define pcmpgtb_r2r(regs,regd) mmx_r2r (pcmpgtb, regs, regd)
111 #define pcmpgtd_m2r(var,reg) mmx_m2r (pcmpgtd, var, reg)
112 #define pcmpgtd_r2r(regs,regd) mmx_r2r (pcmpgtd, regs, regd)
113 #define pcmpgtw_m2r(var,reg) mmx_m2r (pcmpgtw, var, reg)
114 #define pcmpgtw_r2r(regs,regd) mmx_r2r (pcmpgtw, regs, regd)
116 #define pmaddwd_m2r(var,reg) mmx_m2r (pmaddwd, var, reg)
117 #define pmaddwd_r2r(regs,regd) mmx_r2r (pmaddwd, regs, regd)
119 #define pmulhw_m2r(var,reg) mmx_m2r (pmulhw, var, reg)
120 #define pmulhw_r2r(regs,regd) mmx_r2r (pmulhw, regs, regd)
122 #define pmullw_m2r(var,reg) mmx_m2r (pmullw, var, reg)
123 #define pmullw_r2r(regs,regd) mmx_r2r (pmullw, regs, regd)
125 #define por_m2r(var,reg) mmx_m2r (por, var, reg)
126 #define por_r2r(regs,regd) mmx_r2r (por, regs, regd)
128 #define pslld_i2r(imm,reg) mmx_i2r (pslld, imm, reg)
129 #define pslld_m2r(var,reg) mmx_m2r (pslld, var, reg)
130 #define pslld_r2r(regs,regd) mmx_r2r (pslld, regs, regd)
131 #define psllq_i2r(imm,reg) mmx_i2r (psllq, imm, reg)
132 #define psllq_m2r(var,reg) mmx_m2r (psllq, var, reg)
133 #define psllq_r2r(regs,regd) mmx_r2r (psllq, regs, regd)
134 #define psllw_i2r(imm,reg) mmx_i2r (psllw, imm, reg)
135 #define psllw_m2r(var,reg) mmx_m2r (psllw, var, reg)
136 #define psllw_r2r(regs,regd) mmx_r2r (psllw, regs, regd)
138 #define psrad_i2r(imm,reg) mmx_i2r (psrad, imm, reg)
139 #define psrad_m2r(var,reg) mmx_m2r (psrad, var, reg)
140 #define psrad_r2r(regs,regd) mmx_r2r (psrad, regs, regd)
141 #define psraw_i2r(imm,reg) mmx_i2r (psraw, imm, reg)
142 #define psraw_m2r(var,reg) mmx_m2r (psraw, var, reg)
143 #define psraw_r2r(regs,regd) mmx_r2r (psraw, regs, regd)
145 #define psrld_i2r(imm,reg) mmx_i2r (psrld, imm, reg)
146 #define psrld_m2r(var,reg) mmx_m2r (psrld, var, reg)
147 #define psrld_r2r(regs,regd) mmx_r2r (psrld, regs, regd)
148 #define psrlq_i2r(imm,reg) mmx_i2r (psrlq, imm, reg)
149 #define psrlq_m2r(var,reg) mmx_m2r (psrlq, var, reg)
150 #define psrlq_r2r(regs,regd) mmx_r2r (psrlq, regs, regd)
151 #define psrlw_i2r(imm,reg) mmx_i2r (psrlw, imm, reg)
152 #define psrlw_m2r(var,reg) mmx_m2r (psrlw, var, reg)
153 #define psrlw_r2r(regs,regd) mmx_r2r (psrlw, regs, regd)
155 #define psubb_m2r(var,reg) mmx_m2r (psubb, var, reg)
156 #define psubb_r2r(regs,regd) mmx_r2r (psubb, regs, regd)
157 #define psubd_m2r(var,reg) mmx_m2r (psubd, var, reg)
158 #define psubd_r2r(regs,regd) mmx_r2r (psubd, regs, regd)
159 #define psubw_m2r(var,reg) mmx_m2r (psubw, var, reg)
160 #define psubw_r2r(regs,regd) mmx_r2r (psubw, regs, regd)
162 #define psubsb_m2r(var,reg) mmx_m2r (psubsb, var, reg)
163 #define psubsb_r2r(regs,regd) mmx_r2r (psubsb, regs, regd)
164 #define psubsw_m2r(var,reg) mmx_m2r (psubsw, var, reg)
165 #define psubsw_r2r(regs,regd) mmx_r2r (psubsw, regs, regd)
167 #define psubusb_m2r(var,reg) mmx_m2r (psubusb, var, reg)
168 #define psubusb_r2r(regs,regd) mmx_r2r (psubusb, regs, regd)
169 #define psubusw_m2r(var,reg) mmx_m2r (psubusw, var, reg)
170 #define psubusw_r2r(regs,regd) mmx_r2r (psubusw, regs, regd)
172 #define punpckhbw_m2r(var,reg) mmx_m2r (punpckhbw, var, reg)
173 #define punpckhbw_r2r(regs,regd) mmx_r2r (punpckhbw, regs, regd)
174 #define punpckhdq_m2r(var,reg) mmx_m2r (punpckhdq, var, reg)
175 #define punpckhdq_r2r(regs,regd) mmx_r2r (punpckhdq, regs, regd)
176 #define punpckhwd_m2r(var,reg) mmx_m2r (punpckhwd, var, reg)
177 #define punpckhwd_r2r(regs,regd) mmx_r2r (punpckhwd, regs, regd)
179 #define punpcklbw_m2r(var,reg) mmx_m2r (punpcklbw, var, reg)
180 #define punpcklbw_r2r(regs,regd) mmx_r2r (punpcklbw, regs, regd)
181 #define punpckldq_m2r(var,reg) mmx_m2r (punpckldq, var, reg)
182 #define punpckldq_r2r(regs,regd) mmx_r2r (punpckldq, regs, regd)
183 #define punpcklwd_m2r(var,reg) mmx_m2r (punpcklwd, var, reg)
184 #define punpcklwd_r2r(regs,regd) mmx_r2r (punpcklwd, regs, regd)
186 #define pxor_m2r(var, reg) mmx_m2r (pxor, var, reg)
187 #define pxor_r2r(regs, regd) mmx_r2r (pxor, regs, regd)
189 /* AMD MMX extensions - also available in intel SSE */
192 #define mmx_m2ri(op,mem,reg,imm) \
193 __asm__ __volatile__ (#op " %1, %0, %%" #reg \
194 : /* nothing */ \
195 : "X" (mem), "X" (imm))
196 #define mmx_r2ri(op,regs,regd,imm) \
197 __asm__ __volatile__ (#op " %0, %%" #regs ", %%" #regd \
198 : /* nothing */ \
199 : "X" (imm) )
201 #define mmx_fetch(mem,hint) \
202 __asm__ __volatile__ ("prefetch" #hint " %0" \
203 : /* nothing */ \
204 : "X" (mem))
206 /* 3DNow goodies */
207 #define pfmul_m2r(var,reg) mmx_m2r( pfmul, var, reg )
208 #define pfmul_r2r(regs,regd) mmx_r2r( pfmul, regs, regd )
209 #define pfadd_m2r(var,reg) mmx_m2r( pfadd, var, reg )
210 #define pfadd_r2r(regs,regd) mmx_r2r( pfadd, regs, regd )
211 #define pf2id_r2r(regs,regd) mmx_r2r( pf2id, regs, regd )
212 #define pi2fd_r2r(regs,regd) mmx_r2r( pi2fd, regs, regd )
214 /* SSE goodies */
215 #define mulps_r2r( regs, regd) mmx_r2r( mulps, regs, regd )
216 #define mulps_m2r( var, regd) mmx_m2r( mulps, var, regd )
217 #define movups_m2r(var, reg) mmx_m2r( movups, var, reg )
218 #define movaps_m2r(var, reg) mmx_m2r( movaps, var, reg )
219 #define movups_r2m(reg, var) mmx_r2m( movups, reg, var )
220 #define movaps_r2m(reg, var) mmx_r2m( movaps, reg, var )
221 #define cvtps2pi_r2r(regs,regd) mmx_r2r( cvtps2pi, regs, regd )
222 #define cvtpi2ps_r2r(regs,regd) mmx_r2r( cvtpi2ps, regs, regd )
223 #define shufps_r2ri(regs, regd, imm) mmx_r2ri( shufps, regs, regd, imm )
226 #define maskmovq(regs,maskreg) mmx_r2ri (maskmovq, regs, maskreg)
228 #define movntq_r2m(mmreg,var) mmx_r2m (movntq, mmreg, var)
230 #define pavgb_m2r(var,reg) mmx_m2r (pavgb, var, reg)
231 #define pavgb_r2r(regs,regd) mmx_r2r (pavgb, regs, regd)
232 #define pavgw_m2r(var,reg) mmx_m2r (pavgw, var, reg)
233 #define pavgw_r2r(regs,regd) mmx_r2r (pavgw, regs, regd)
235 #define pextrw_r2r(mmreg,reg,imm) mmx_r2ri (pextrw, mmreg, reg, imm)
237 #define pinsrw_r2r(reg,mmreg,imm) mmx_r2ri (pinsrw, reg, mmreg, imm)
239 #define pmaxsw_m2r(var,reg) mmx_m2r (pmaxsw, var, reg)
240 #define pmaxsw_r2r(regs,regd) mmx_r2r (pmaxsw, regs, regd)
242 #define pmaxub_m2r(var,reg) mmx_m2r (pmaxub, var, reg)
243 #define pmaxub_r2r(regs,regd) mmx_r2r (pmaxub, regs, regd)
245 #define pminsw_m2r(var,reg) mmx_m2r (pminsw, var, reg)
246 #define pminsw_r2r(regs,regd) mmx_r2r (pminsw, regs, regd)
248 #define pminub_m2r(var,reg) mmx_m2r (pminub, var, reg)
249 #define pminub_r2r(regs,regd) mmx_r2r (pminub, regs, regd)
251 #define pmovmskb(mmreg,reg) \
252 __asm__ __volatile__ ("movmskps %" #mmreg ", %" #reg)
254 #define pmulhuw_m2r(var,reg) mmx_m2r (pmulhuw, var, reg)
255 #define pmulhuw_r2r(regs,regd) mmx_r2r (pmulhuw, regs, regd)
257 #define prefetcht0(mem) mmx_fetch (mem, t0)
258 #define prefetcht1(mem) mmx_fetch (mem, t1)
259 #define prefetcht2(mem) mmx_fetch (mem, t2)
260 #define prefetchnta(mem) mmx_fetch (mem, nta)
262 #define psadbw_m2r(var,reg) mmx_m2r (psadbw, var, reg)
263 #define psadbw_r2r(regs,regd) mmx_r2r (psadbw, regs, regd)
265 #define pshufw_m2ri(var,reg,imm) mmx_m2ri( pshufw, var, reg, imm)
266 #define pshufw_r2ri(regs,regd,imm) mmx_r2ri( pshufw, regs, regd, imm)
268 #define sfence() __asm__ __volatile__ ("sfence\n\t")