repo.or.cz
/
coreboot.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
soc/intel/elkhartlake: Make PCIe root port speed limit configurable
[coreboot.git]
/
configs
/
config.system76_gaze15
blob
65ed61ce98e4fd67204a5e745b5494b21f494c8f
1
CONFIG_VENDOR_SYSTEM76=y
2
CONFIG_BOARD_SYSTEM76_GAZE15=y
3
CONFIG_PAYLOAD_EDK2=y
4
CONFIG_RUN_FSP_GOP=y
5
CONFIG_SMMSTORE=y