cpu/intel/speedstep: Have nb and sb code provide c5/c6/slfm
[coreboot.git] / payloads / external / 
tree112ab8e15312cf6f479058c04fe99b5b32b9845b
drwxr-xr-x   ..
-rw-r--r-- 198 .gitignore
drwxr-xr-x - BOOTBOOT
drwxr-xr-x - FILO
drwxr-xr-x - GRUB2
drwxr-xr-x - LinuxBoot
-rw-r--r-- 18412 Makefile.inc
drwxr-xr-x - Memtest86Plus
drwxr-xr-x - SeaBIOS
drwxr-xr-x - U-Boot
drwxr-xr-x - Yabits
drwxr-xr-x - coreDOOM
drwxr-xr-x - depthcharge
drwxr-xr-x - edk2
drwxr-xr-x - iPXE
drwxr-xr-x - linux
drwxr-xr-x - skiboot
drwxr-xr-x - tint