src/mainboard/system76/bonw14/gpio.c

   1 /* SPDX-License-Identifier: GPL-2.0-only */
   2
   3 #include <mainboard/gpio.h>
   4 #include <soc/gpio.h>
   5
   6 static const struct pad_config gpio_table[] = {
   7         /* ------- GPIO Group GPD ------- */
   8         PAD_CFG_NF(GPD0, NONE, DEEP, NF1), // BATLOW_N
   9         PAD_CFG_NF(GPD1, NATIVE, DEEP, NF1), // AC_PRESENT
  10         PAD_CFG_GPI(GPD2, NATIVE, PWROK), // PCH_LAN_WAKE#
  11         PAD_CFG_NF(GPD3, UP_20K, DEEP, NF1), // PWR_BTN#
  12         PAD_CFG_NF(GPD4, NONE, DEEP, NF1), // SUSB#_PCH
  13         PAD_CFG_NF(GPD5, NONE, DEEP, NF1), // SUSC#_PCH
  14         PAD_NC(GPD6, UP_20K),
  15         PAD_CFG_GPI(GPD7, UP_20K, PWROK),
  16         PAD_CFG_NF(GPD8, NONE, DEEP, NF1), // SUS_CLK
  17         PAD_NC(GPD9, NONE),
  18         PAD_NC(GPD10, NONE),
  19         PAD_CFG_GPI(GPD11, UP_20K, PWROK), // LANPHYPC
  20
  21         /* ------- GPIO Group GPP_A ------- */
  22         PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1), // SB_KBCRST#
  23         PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1), // LPC_AD0
  24         PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1), // LPC_AD1
  25         PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1), // LPC_AD2
  26         PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1), // LPC_AD3
  27         PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), // LPC_FRAME#
  28         PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), // SERIRQ
  29         PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1), // 10k pull up
  30         PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), // PM_CLKRUN#
  31         PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1), // PCLK_KBC
  32         PAD_NC(GPP_A10, UP_20K),
  33         _PAD_CFG_STRUCT(GPP_A11, 0x80100100, 0x0000), // INTP_OUT
  34         PAD_CFG_GPI(GPP_A12, UP_20K, DEEP), // 10k pull up
  35         PAD_CFG_GPI(GPP_A13, UP_20K, DEEP), // SUS_PWR_ACK
  36         PAD_NC(GPP_A14, UP_20K),
  37         PAD_CFG_GPI(GPP_A15, UP_20K, DEEP), // SUSACK#
  38         PAD_NC(GPP_A16, NONE),
  39         PAD_NC(GPP_A17, UP_20K),
  40         PAD_CFG_GPO(GPP_A18, 1, DEEP), // SB_BLON
  41         PAD_CFG_GPI(GPP_A19, UP_20K, DEEP), // XFI_GAIN
  42         PAD_CFG_GPO(GPP_A20, 1, DEEP), // GPP_A20 (MB det)
  43         PAD_NC(GPP_A21, UP_20K),
  44         PAD_CFG_GPI(GPP_A22, UP_20K, DEEP), // GPP_A22 (MB det)
  45         PAD_CFG_GPI(GPP_A23, UP_20K, DEEP), // GPP_A23 (MB det)
  46
  47         /* ------- GPIO Group GPP_B ------- */
  48         _PAD_CFG_STRUCT(GPP_B0, 0x42080100, 0x3000), // TPM_PIRQ#
  49         PAD_NC(GPP_B1, UP_20K),
  50         PAD_CFG_NF(GPP_B2, NONE, DEEP, NF1), // BT_UART_WAKE_N
  51         PAD_CFG_GPO(GPP_B3, 1, DEEP), // BT_EN
  52         PAD_NC(GPP_B4, UP_20K),
  53         PAD_CFG_NF(GPP_B5, NONE, DEEP, NF1), // WLAN_CLKREQ#
  54         PAD_CFG_NF(GPP_B6, NONE, DEEP, NF1), // GLAN_CLKREQ#
  55         PAD_CFG_GPI(GPP_B7, UP_20K, PLTRST), // GPIO_CR_RESET_R
  56         PAD_CFG_GPI(GPP_B8, UP_20K, PLTRST), // CR_GPIO_WAKE_N_R
  57         PAD_CFG_NF(GPP_B9, NONE, DEEP, NF1), // CR_CLKREQ#
  58         PAD_CFG_GPI(GPP_B10, UP_20K, PLTRST), // PRSNT#
  59         PAD_CFG_GPO(GPP_B11, 1, DEEP), // PCIE_GLAN_RESET
  60         PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), // SLP_S0#
  61         PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), // PLT_RST#
  62         PAD_CFG_NF(GPP_B14, NONE, DEEP, NF1), // HDA_SPKR
  63         PAD_NC(GPP_B15, UP_20K),
  64         PAD_NC(GPP_B16, UP_20K),
  65         PAD_CFG_GPI(GPP_B17, UP_20K, DEEP), // LPSS_GSPI0_MISO
  66         PAD_CFG_GPI(GPP_B18, UP_20K, DEEP), // LPSS_GSPI0_MOSI
  67         PAD_NC(GPP_B19, UP_20K),
  68         _PAD_CFG_STRUCT(GPP_B20, 0x42040100, 0x0000), // SMI#_3242
  69         PAD_NC(GPP_B21, UP_20K),
  70         PAD_CFG_GPI(GPP_B22, UP_20K, DEEP), // LPSS_GSPI1_MOSI
  71         PAD_CFG_NF(GPP_B23, NONE, DEEP, NF2), // EXI BOOT STALL STRAP
  72
  73         /* ------- GPIO Group GPP_C ------- */
  74         PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), // SMB_CLK
  75         PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), // SMB_DATA
  76         PAD_CFG_GPI(GPP_C2, UP_20K, DEEP), // TLS CONFIDENTIALITY STRAP
  77         PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1), // SMLINK0_CLK
  78         PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1), // SMLINK0_DATA
  79         PAD_CFG_NF(GPP_C5, NONE, DEEP, NF1), // ESPI/LPC SELECT STRAP
  80         PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1), // SMC_CPU_THERM_R
  81         PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1), // SMD_CPU_THERM
  82         PAD_CFG_GPI(GPP_C8, NONE, PLTRST), // TPM_DET#
  83         PAD_CFG_GPI(GPP_C9, NONE, DEEP), // GSYNC_ID
  84         PAD_NC(GPP_C10, DN_20K),
  85         PAD_CFG_GPO(GPP_C11, 1, DEEP), // FW_RST#
  86         PAD_NC(GPP_C12, UP_20K),
  87         PAD_NC(GPP_C13, UP_20K),
  88         PAD_NC(GPP_C14, UP_20K),
  89         PAD_NC(GPP_C15, UP_20K),
  90         PAD_CFG_NF(GPP_C16, NONE, PLTRST, NF1), // T_SDA
  91         PAD_CFG_NF(GPP_C17, NONE, PLTRST, NF1), // T_SCL
  92         PAD_CFG_NF(GPP_C18, NONE, PLTRST, NF1), // SMD_7411
  93         PAD_CFG_NF(GPP_C19, NONE, PLTRST, NF1), // SMC_7411
  94         //PAD_CFG_NF(GPP_C20, NONE, PLTRST, NF1), // UART2_RXD
  95         //PAD_CFG_NF(GPP_C21, NONE, PLTRST, NF1), // UART2_TXD
  96         PAD_NC(GPP_C22, UP_20K),
  97         PAD_NC(GPP_C23, UP_20K),
  98
  99         /* ------- GPIO Group GPP_D ------- */
 100         PAD_NC(GPP_D0, UP_20K),
 101         PAD_NC(GPP_D1, UP_20K),
 102         PAD_NC(GPP_D2, UP_20K),
 103         PAD_NC(GPP_D3, UP_20K),
 104         PAD_NC(GPP_D4, UP_20K),
 105         PAD_CFG_NF(GPP_D5, NONE, DEEP, NF3), // M.2_BT_PCMFRM_CRF_RST_N
 106         PAD_CFG_NF(GPP_D6, NONE, DEEP, NF3), // M.2_BT_PCMOUR_CLKREQ0
 107         PAD_CFG_NF(GPP_D7, NONE, PLTRST, NF1), // M.2_BT_PCMIN
 108         PAD_CFG_NF(GPP_D8, NONE, PLTRST, NF1), // M.2_BT_PCMCLK
 109         PAD_NC(GPP_D9, UP_20K),
 110         PAD_NC(GPP_D10, UP_20K),
 111         PAD_NC(GPP_D11, UP_20K),
 112         PAD_NC(GPP_D12, UP_20K),
 113         PAD_CFG_GPI(GPP_D13, UP_20K, DEEP), // 5825_I2C_DAT
 114         PAD_CFG_GPI(GPP_D14, UP_20K, DEEP), // 5825_I2C_CLK
 115         PAD_NC(GPP_D15, UP_20K),
 116         PAD_NC(GPP_D16, UP_20K),
 117         PAD_NC(GPP_D17, UP_20K),
 118         PAD_NC(GPP_D18, UP_20K),
 119         PAD_NC(GPP_D19, UP_20K),
 120         PAD_NC(GPP_D20, UP_20K),
 121         PAD_NC(GPP_D21, UP_20K),
 122         PAD_NC(GPP_D22, UP_20K),
 123         PAD_NC(GPP_D23, UP_20K),
 124
 125         /* ------- GPIO Group GPP_E ------- */
 126         PAD_CFG_NF(GPP_E0, NONE, DEEP, NF2), // 10k pull up
 127         PAD_CFG_NF(GPP_E1, NONE, DEEP, NF1), // M.2_SSD1_DET_N
 128         PAD_CFG_NF(GPP_E2, NONE, DEEP, NF2), // VCCIO_0_CTRL
 129         PAD_CFG_GPI(GPP_E3, UP_20K, DEEP), // SMI#
 130         PAD_NC(GPP_E4, UP_20K),
 131         PAD_CFG_NF(GPP_E5, NONE, DEEP, NF1), // SSD1_SATA_DEVSLP
 132         PAD_CFG_NF(GPP_E6, NONE, DEEP, NF1), // SSD3_SATA_DEVSLP
 133         PAD_CFG_GPI_APIC(GPP_E7, NONE, PLTRST, EDGE_SINGLE, INVERT), // TP_ATTN#
 134         PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1), // PCH_SATAHDD_LED#
 135         PAD_CFG_GPI(GPP_E9, UP_20K, DEEP), // RING OSCILLATOR BYPASS STRAP
 136         PAD_CFG_GPI(GPP_E10, UP_20K, DEEP), // XTAL INPUT FREQUENCY STRAP
 137         PAD_CFG_GPI(GPP_E11, UP_20K, DEEP), // XTAL INPUT FREQUENCY STRAP
 138         PAD_CFG_GPI(GPP_E12, UP_20K, DEEP), // DFX TEST MODE
 139
 140         /* ------- GPIO Group GPP_F ------- */
 141         PAD_CFG_NF(GPP_F0, NONE, DEEP, NF2), // 10k pull up
 142         PAD_CFG_NF(GPP_F1, NONE, DEEP, NF1), // M.2_SSD2_DET_N
 143         PAD_CFG_TERM_GPO(GPP_F2, 1, UP_20K, RSMRST), // GPP_F2_TBT_RST#
 144         PAD_CFG_NF(GPP_F3, NONE, DEEP, NF2), // 10k pull up
 145         PAD_CFG_NF(GPP_F4, NONE, DEEP, NF2), // 10k pull up
 146         PAD_CFG_NF(GPP_F5, NONE, DEEP, NF1), // SSD4_SATA_DEVSLP
 147         PAD_CFG_NF(GPP_F6, NONE, DEEP, NF1), // SSD2_SATA_DEVSLP
 148         PAD_NC(GPP_F7, UP_20K),
 149         PAD_CFG_GPI(GPP_F8, UP_20K, DEEP), // GPU_PWR_EN#
 150         PAD_NC(GPP_F9, UP_20K),
 151         PAD_CFG_GPI(GPP_F10, UP_20K, DEEP), // PCH_CONFIG_JUMPER
 152         PAD_CFG_GPO(GPP_F11, 0, DEEP), // SSD1_PWR_DN#
 153         PAD_CFG_GPI(GPP_F12, UP_20K, DEEP),
 154         PAD_CFG_GPI(GPP_F13, UP_20K, DEEP),
 155         PAD_NC(GPP_F14, NONE),
 156         PAD_NC(GPP_F15, UP_20K),
 157         PAD_NC(GPP_F16, UP_20K),
 158         PAD_NC(GPP_F17, UP_20K),
 159         PAD_CFG_GPI(GPP_F18, UP_20K, DEEP), // GPIO_PCIESLOT_RST_R
 160         PAD_NC(GPP_F19, UP_20K),
 161         PAD_NC(GPP_F20, UP_20K),
 162         PAD_NC(GPP_F21, UP_20K),
 163         //PAD_CFG_TERM_GPO(GPP_F22, 1, UP_20K, DEEP), // DGPU_RST#_PCH
 164         PAD_CFG_GPO(GPP_F23, 0, DEEP), // GC_OFF_EN
 165
 166         /* ------- GPIO Group GPP_G ------- */
 167         PAD_NC(GPP_G0, UP_20K),
 168         PAD_NC(GPP_G1, UP_20K),
 169         PAD_NC(GPP_G2, UP_20K),
 170         PAD_NC(GPP_G3, UP_20K),
 171         PAD_NC(GPP_G4, UP_20K),
 172         PAD_NC(GPP_G5, UP_20K),
 173         PAD_NC(GPP_G6, UP_20K),
 174         PAD_NC(GPP_G7, UP_20K),
 175
 176         /* ------- GPIO Group GPP_H ------- */
 177         PAD_CFG_NF(GPP_H0, NONE, DEEP, NF1), // TBT_CLKREQ#
 178         PAD_CFG_NF(GPP_H1, NONE, DEEP, NF1), // MXM_REQ#
 179         PAD_CFG_NF(GPP_H2, NONE, DEEP, NF1), // SSD_CLKREQ#
 180         PAD_NC(GPP_H3, NONE),
 181         PAD_CFG_NF(GPP_H4, NONE, DEEP, NF1), // PE_CLKREQ#
 182         PAD_NC(GPP_H5, NONE),
 183         PAD_CFG_GPI(GPP_H6, NONE, PLTRST), // WLAN_GPIO_WAKE_N
 184         PAD_CFG_GPO(GPP_H7, 0, DEEP), // PCIE_SSD2_RESET
 185         PAD_CFG_NF(GPP_H8, NONE, DEEP, NF1), // SSD2_CLKREQ#
 186         PAD_CFG_NF(GPP_H9, NONE, DEEP, NF1), // SSD3_CLKREQ#
 187         PAD_NC(GPP_H10, NONE),
 188         PAD_CFG_GPO(GPP_H11, 0, DEEP), // SSD3_PWR_DN#
 189         PAD_CFG_GPI(GPP_H12, UP_20K, DEEP), // GPP_H_12
 190         PAD_NC(GPP_H13, UP_20K),
 191         PAD_NC(GPP_H14, UP_20K),
 192         _PAD_CFG_STRUCT(GPP_H15, 0x40880100, 0x3000), // GPP_H15_TBT_WAKE#
 193         PAD_NC(GPP_H16, UP_20K),
 194         PAD_NC(GPP_H17, UP_20K),
 195         PAD_NC(GPP_H18, UP_20K),
 196         PAD_CFG_GPI(GPP_H19, UP_20K, DEEP), // GPIO_CARD_AUX
 197         PAD_CFG_GPI(GPP_H20, UP_20K, DEEP), // GPIO_CARD
 198         PAD_NC(GPP_H21, UP_20K),
 199         PAD_NC(GPP_H22, UP_20K),
 200         PAD_NC(GPP_H23, UP_20K),
 201
 202         /* ------- GPIO Group GPP_I ------- */
 203         _PAD_CFG_STRUCT(GPP_I0, 0x46080100, 0x0000), // GPPDPA_I0
 204         _PAD_CFG_STRUCT(GPP_I1, 0x46080100, 0x0000), // GPPDPB_I1
 205         _PAD_CFG_STRUCT(GPP_I2, 0x46080100, 0x0000), // HDMI_HPD
 206         _PAD_CFG_STRUCT(GPP_I3, 0x46080100, 0x0000), // DP_F_HPD
 207         PAD_CFG_NF(GPP_I4, NONE, DEEP, NF1), // 100k pull down
 208         PAD_CFG_GPO(GPP_I5, 0, DEEP), // GPIO_TBT_RESET
 209         PAD_CFG_GPI(GPP_I6, UP_20K, DEEP), // MXM_GPIO0
 210         PAD_CFG_GPI(GPP_I7, UP_20K, DEEP), // 10k pull up
 211         PAD_CFG_GPI(GPP_I8, UP_20K, DEEP), // GPIO_WIFI_RESET_R
 212         PAD_CFG_GPO(GPP_I9, 1, DEEP), // WLAN_EN
 213         PAD_CFG_GPO(GPP_I10, 0, DEEP), // SSD2_PWR_DN#
 214         PAD_CFG_GPI(GPP_I11, UP_20K, DEEP), // H_SKTOCC_N
 215         PAD_CFG_GPO(GPP_I12, 0, DEEP), // PCIE_SSD3_RESET
 216         PAD_CFG_GPO(GPP_I13, 0, DEEP), // PCIE_SSD1_RESET
 217         PAD_NC(GPP_I14, UP_20K),
 218
 219         /* ------- GPIO Group GPP_J ------- */
 220         PAD_CFG_NF(GPP_J0, NONE, DEEP, NF1), // CNVI_GNSS_PA_BLANKING
 221         PAD_CFG_NF(GPP_J1, NONE, DEEP, NF2), // CPI_C10_GATE_N (VCCIO_3P3_PWRGATE)
 222         PAD_NC(GPP_J2, UP_20K),
 223         PAD_NC(GPP_J3, UP_20K),
 224         PAD_CFG_NF(GPP_J4, NONE, DEEP, NF1), // CNVI_BRI_DT_R
 225         PAD_CFG_NF(GPP_J5, UP_20K, DEEP, NF1), // CNVI_BRI_RSP
 226         PAD_CFG_NF(GPP_J6, NONE, DEEP, NF1), // CNVI_RGI_DT_R
 227         PAD_CFG_NF(GPP_J7, UP_20K, DEEP, NF1), // CNVI_RGI_RSP
 228         PAD_CFG_NF(GPP_J8, NONE, DEEP, NF1), // CNVI_MFUART2_RXD
 229         PAD_CFG_NF(GPP_J9, UP_20K, DEEP, NF1), // CNVI_MFUART2_TXD
 230         PAD_CFG_GPI(GPP_J10, UP_20K, DEEP), // EDP_OD_EN
 231         PAD_CFG_GPI(GPP_J11, UP_20K, DEEP),
 232
 233         /* ------- GPIO Group GPP_K ------- */
 234         PAD_CFG_GPI(GPP_K0, UP_20K, DEEP), // PCH_GPIO_PK_MUTE
 235         PAD_CFG_GPI(GPP_K1, UP_20K, DEEP), // PCH_GPIO_WOOFER_MUTE
 236         PAD_CFG_GPI(GPP_K2, UP_20K, DEEP), // DGPU_PWRGD
 237         _PAD_CFG_STRUCT(GPP_K3, 0x80880100, 0x3000), // SCI#
 238         PAD_CFG_GPI(GPP_K4, UP_20K, DEEP), // GPU_EVENT#_R
 239         PAD_CFG_GPO(GPP_K5, 0, DEEP), // DP_MUX_SW
 240         _PAD_CFG_STRUCT(GPP_K6, 0x40880100, 0x0000), // SWI#
 241         PAD_CFG_GPI(GPP_K7, UP_20K, DEEP), // E3100_PWR_EN
 242         PAD_CFG_GPO(GPP_K8, 0, DEEP), // SSD4_PWR_DN#
 243         PAD_CFG_GPI(GPP_K9, UP_20K, DEEP), // TBTA_HRESET
 244         PAD_CFG_GPI(GPP_K10, UP_20K, DEEP), // MIC_SENSE_PCH
 245         PAD_CFG_GPI(GPP_K11, UP_20K, DEEP), // XFI_SENSE_PCH
 246         _PAD_CFG_STRUCT(GPP_K12, 0x82880100, 0x3000), // TBCIO_PLUG_EVENT#
 247         PAD_NC(GPP_K13, UP_20K),
 248         PAD_CFG_GPO(GPP_K14, 0, DEEP), // 7411_TEST_R
 249         PAD_NC(GPP_K15, UP_20K),
 250         PAD_CFG_TERM_GPO(GPP_K16, 1, UP_20K, DEEP), // TBT_FORCE_PWR_R
 251         PAD_NC(GPP_K17, UP_20K),
 252         PAD_CFG_GPO(GPP_K18, 1, DEEP), // PCH_MUTE#
 253         PAD_NC(GPP_K19, UP_20K),
 254         PAD_CFG_GPI(GPP_K20, UP_20K, DEEP), // TEST_SETUP_MENU
 255         PAD_CFG_GPI(GPP_K21, NONE, DEEP), // GC6_FB_EN
 256         //PAD_CFG_TERM_GPO(GPP_K22, 0, UP_5K, DEEP), // GPU_PWR_EN#
 257         PAD_CFG_GPO(GPP_K23, 1, RSMRST), // TBT_RTD3_PWR_EN_R
 258 };
 259
 260 void mainboard_configure_gpios(void)
 261 {
 262         gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
 263 }