soc/intel/xeon_sp/spr: Drop microcode constraints
[coreboot2.git] / src / sbom / intel-sinit-acm.json
blob92e0b4d3ce21299a870cd701c9521662751c72ef
1 /* SPDX-License-Identifier: GPL-2.0-only */
3   "lang": "en-US",
4   "tag-id": "231b1f39-28c2-596a-a33e-3d2d6570888f",
5   "tag-version": 0,
6   "software-name": "Intel SINIT ACM",
7   "entity": [
8     {
9       "entity-name": "coreboot",
10       "reg-id": "coreboot.org",
11       "role": [
12         "tagCreator"
13       ]
14     }
15   ]