3 This page describes how to run coreboot on the [Libretrend LT1000] (aka
8 ## Required proprietary blobs
10 To build a minimal working coreboot image some blobs are required (assuming
11 only the BIOS region is being modified).
14 +-----------------+---------------------------------+---------------------+
15 | Binary file | Apply | Required / Optional |
16 +=================+=================================+=====================+
17 | FSP-M, FSP-S | Intel Firmware Support Package | Required |
18 +-----------------+---------------------------------+---------------------+
19 | microcode | CPU microcode | Required |
20 +-----------------+---------------------------------+---------------------+
23 FSP-M and FSP-S are obtained after splitting the Kaby Lake FSP binary (done
24 automatically by coreboot build system and included into the image) from the
25 *3rdparty/fsp* submodule.
27 Microcode updates are automatically included into the coreboot image by build
28 system from the *3rdparty/intel-microcode* submodule.
30 The mainboard code also contains a VBT file (version 1.00, BDB version 2.09)
31 which is automatically included into the image by coreboot build system.
35 ### Internal programming
37 The main SPI flash can be accessed using [flashrom]. It is strongly advised to
38 flash only the BIOS region if not having an external programmer, see known
41 ### External programming
43 The system has an internal flash chip which is a 8 MiB soldered SOIC-8 chip.
44 This chip is located on the top middle side of the board near the CPU fan,
45 between the DIMM slots and the M.2 disk. Use a clip (or solder the wires) to
46 program the chip. Specifically, it's a Winbond W25Q64FV (3.3V) -
47 [datasheet][W25Q64FV].
51 - Fastboot (MRC cache) is not working reliably (missing schematics for CPU to
53 - Flashing ME region with already cleaned ME firmware may lead to platform not
54 booting, flashing full ME firmware is needed to recover.
55 - In order to have the USB device wake support from S3 state using the front
56 USB 3.0 ports, one has to move the jumper on DUSB1_PWR_SET header (it will
57 switch the power rails for the USB 3.0 ports).
58 - There are 6 unknown GPIO pins on the board.
62 Not all mainboard's peripherals and functions were tested because of lack of
63 the cables or not being populated on the board case.
66 - Onboard USB 2.0 and USB 3.0 headers
67 - Speakers and mic header
72 - CIR (infrared header)
73 - COM2 port RS485 mode (RS232/RS485 mode is controlled via jumper)
80 - Integrated graphics (with libgfxinit) on VGA and HDMI ports
88 - HDA (verbs not implemented yet, but works under GNU/Linux (4.15 tested))
89 - Initialization with KBL FSP 2.0
90 - SeaBIOS payload (version rel-1.13.0)
91 - TPM2 ([custom module] connected to LPC DEBUG header)
92 - Automatic fan control
93 - Platform boots with cleaned ME (MFS partition must be left on SPI flash)
97 The platform contains an LR-i7S65T1 baseboard (LR-i7S65T2 with two NICs not
98 sold yet). More details on [baseboard site]. Unfortunately the board manual is
99 not publicly available.
102 +------------------+--------------------------------------------------+
103 | CPU | Intel Core i7-6500U |
104 +------------------+--------------------------------------------------+
105 | PCH | Skylake-U Premium |
106 +------------------+--------------------------------------------------+
107 | Super I/O | ITE IT8786E |
108 +------------------+--------------------------------------------------+
109 | Coprocessor | Intel Management Engine |
110 +------------------+--------------------------------------------------+
113 [Libretrend LT1000]: https://libretrend.com/specs/librebox/
114 [W25Q64FV]: https://www.winbond.com/resource-files/w25q64fv%20revs%2007182017.pdf
115 [flashrom]: https://flashrom.org/Flashrom
116 [baseboard site]: http://www.minicase.net/product_LR-i7S65T1.html
117 [custom module]: https://shop.3mdeb.com/product/tpm2-module-for-librebox/