3 * Copyright (C) 2013 secunet Security Networks AG
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. The name of the author may not be used to endorse or promote products
14 * derived from this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
17 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
20 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 #include "generic_hub.h"
33 #include "xhci_private.h"
37 xhci_rh_hub_status_changed(usbdev_t
*const dev
)
39 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
40 const int changed
= !!(xhci
->opreg
->usbsts
& USBSTS_PCD
);
43 (xhci
->opreg
->usbsts
& USBSTS_PRSRV_MASK
) | USBSTS_PCD
;
48 xhci_rh_port_status_changed(usbdev_t
*const dev
, const int port
)
50 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
51 volatile u32
*const portsc
= &xhci
->opreg
->prs
[port
- 1].portsc
;
53 const int changed
= !!(*portsc
& (PORTSC_CSC
| PORTSC_PRC
));
54 /* always clear all the status change bits */
55 *portsc
= (*portsc
& PORTSC_RW_MASK
) | 0x00fe0000;
60 xhci_rh_port_connected(usbdev_t
*const dev
, const int port
)
62 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
63 volatile u32
*const portsc
= &xhci
->opreg
->prs
[port
- 1].portsc
;
65 return *portsc
& PORTSC_CCS
;
69 xhci_rh_port_in_reset(usbdev_t
*const dev
, const int port
)
71 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
72 volatile u32
*const portsc
= &xhci
->opreg
->prs
[port
- 1].portsc
;
74 return !!(*portsc
& PORTSC_PR
);
78 xhci_rh_port_enabled(usbdev_t
*const dev
, const int port
)
80 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
81 volatile u32
*const portsc
= &xhci
->opreg
->prs
[port
- 1].portsc
;
83 return !!(*portsc
& PORTSC_PED
);
87 xhci_rh_port_speed(usbdev_t
*const dev
, const int port
)
89 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
90 volatile u32
*const portsc
= &xhci
->opreg
->prs
[port
- 1].portsc
;
92 if (*portsc
& PORTSC_PED
) {
93 return ((*portsc
& PORTSC_PORT_SPEED_MASK
)
94 >> PORTSC_PORT_SPEED_START
)
102 xhci_rh_reset_port(usbdev_t
*const dev
, const int port
)
104 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
105 volatile u32
*const portsc
= &xhci
->opreg
->prs
[port
- 1].portsc
;
107 /* Trigger port reset. */
108 *portsc
= (*portsc
& PORTSC_RW_MASK
) | PORTSC_PR
;
110 /* Wait for port_in_reset == 0, up to 150 * 1000us = 150ms */
111 if (generic_hub_wait_for_port(dev
, port
, 0, xhci_rh_port_in_reset
,
113 usb_debug("xhci_rh: Reset timed out at port %d\n", port
);
115 /* Clear reset status bits, since port is out of reset. */
116 *portsc
= (*portsc
& PORTSC_RW_MASK
) | PORTSC_PRC
| PORTSC_WRC
;
122 xhci_rh_enable_port(usbdev_t
*const dev
, int port
)
124 if (CONFIG(LP_USB_XHCI_MTK_QUIRK
)) {
125 xhci_t
*const xhci
= XHCI_INST(dev
->controller
);
126 volatile u32
*const portsc
=
127 &xhci
->opreg
->prs
[port
- 1].portsc
;
130 * Before sending commands to a port, the Port Power in
131 * PORTSC register should be enabled on MTK's xHCI.
133 *portsc
= (*portsc
& PORTSC_RW_MASK
) | PORTSC_PP
;
138 static const generic_hub_ops_t xhci_rh_ops
= {
139 .hub_status_changed
= xhci_rh_hub_status_changed
,
140 .port_status_changed
= xhci_rh_port_status_changed
,
141 .port_connected
= xhci_rh_port_connected
,
142 .port_in_reset
= xhci_rh_port_in_reset
,
143 .port_enabled
= xhci_rh_port_enabled
,
144 .port_speed
= xhci_rh_port_speed
,
145 .enable_port
= xhci_rh_enable_port
,
146 .disable_port
= NULL
,
147 .start_port_reset
= NULL
,
148 .reset_port
= xhci_rh_reset_port
,
152 xhci_rh_init(usbdev_t
*dev
)
154 /* we can set them here because a root hub _really_ shouldn't
160 const int num_ports
= /* TODO: maybe we need to read extended caps */
161 CAP_GET(MAXPORTS
, XHCI_INST(dev
->controller
)->capreg
);
162 generic_hub_init(dev
, num_ports
, &xhci_rh_ops
);
164 usb_debug("xHCI: root hub init done\n");