soc/amd/glinda: Update MCA banks
[coreboot2.git] / src / mainboard / clevo / cml-u / cmos.layout
blob8350704ff06e5896bc3ef73cc74572c93911ec2c
1 # SPDX-License-Identifier: GPL-2.0-only
3 # -----------------------------------------------------------------
4 entries
6 # start-bit     length  config  config-ID       name
7 0               120     r       0               reserved_memory
9 # -----------------------------------------------------------------
10 # RTC_BOOT_BYTE (coreboot hardcoded)
11 384               1     e       4               boot_option
12 388               4     h       0               reboot_counter
14 # -----------------------------------------------------------------
15 # coreboot config options: console
16 395               4     e       6               debug_level
18 # -----------------------------------------------------------------
19 # coreboot config options: cpu
20 400               1     e       1               hyper_threading
22 # -----------------------------------------------------------------
23 # coreboot config options: southbridge
24 410               2     e       7               power_on_after_fail
26 # -----------------------------------------------------------------
27 # EC options
28 500               1     e       1               ac_fan_always_on
29 502               2     e       7               camera_boot_state
30 504               1     e       1               fn_win_swap
31 505               1     e       8               tp_toggle_mode
33 519               1     e       1               flexicharger_on
34 520               8     h       0               flexicharger_start
35 528               8     h       0               flexicharger_stop
37 543               1     e       1               kbled_booteffect
38 544              16     h       0               kbled_timeout
40 # -----------------------------------------------------------------
41 # vboot nv area
42 800             128     r       0               vbnv
44 # -----------------------------------------------------------------
45 # coreboot config options: check sums
46 984              16     h       0               check_sum
48 # -----------------------------------------------------------------
50 enumerations
52 #ID     value   text
53 1       0       Disable
54 1       1       Enable
55 4       0       Fallback
56 4       1       Normal
57 6       0       Emergency
58 6       1       Alert
59 6       2       Critical
60 6       3       Error
61 6       4       Warning
62 6       5       Notice
63 6       6       Info
64 6       7       Debug
65 6       8       Spew
66 7       0       Disable
67 7       1       Enable
68 7       2       Keep
69 8       0       CtrlAltF9
70 8       1       KeycodeF7F8
72 # -----------------------------------------------------------------
73 checksums
75 checksum 392 799 984