mb/google/brya: Create rull variant

[coreboot2.git] / src / mainboard / google / cyan / variants / celes / overridetree.cb

chip soc/intel/braswell

        register "PcdPchSsicEnable" = "0"
        register "PcdPchUsbHsicPort" = "0"

        device domain 0 on end

end