repo.or.cz
/
coreboot2.git
/
tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
history
|
HEAD
|
snapshot (
tar.gz
zip
)
soc/intel/common/block/itss: Route PCI INT pin to PIRQ using PIR
[coreboot2.git]
/
Documentation
/
northbridge
/
intel
/
tree
762efb9dcc8ea745648780b06b4e5a2fcdf5c5aa
drwxr-xr-x
..
drwxr-xr-x
-
haswell
tree
|
history
-rw-r--r--
236
index.md
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
sandybridge
tree
|
history
