soc/intel/common/block/itss: Route PCI INT pin to PIRQ using PIR
[coreboot2.git] / Documentation / soc / 
treefd8f3dd80c6d77e71bc5c334262c7f32fdc384ce
drwxr-xr-x   ..
drwxr-xr-x - amd
drwxr-xr-x - cavium
-rw-r--r-- 238 index.md
drwxr-xr-x - intel
drwxr-xr-x - qualcomm