soc/intel/common/block/itss: Route PCI INT pin to PIRQ using PIR
[coreboot2.git] / util / gitconfig / 
tree366038a0c88d01b557b2d9144540723e2db32f14
drwxr-xr-x   ..
-rwxr-xr-x 4331 commit-msg
-rw-r--r-- 62 description.md
-rwxr-xr-x 1923 gitconfig.sh
-rwxr-xr-x 420 pre-commit
drwxr-xr-x - test